

Mk 14
Micro Computer
Training Manual

Contents

- Part 1 Construction, Basic Principles, Operating Instructions
 - Part 2 Application Programmes
-

Part 1

Section 1	Introduction to the kit	2
Section 2	The Manual-its objectives and usage	3
Section 3	Construction procedure, Notes on soldering	4
Section 4	Power Connect and Switch On	10
Section 5	Usage Familiarisation	11
Section 6	Basic Principles of the MK14	14
Section 7	MK14 Language-Binary and Hexadecimal data	18
Section 8	Programming Notes	21
Section 9	Architecture and Instruction Set	24
Section 10	RAM I/O	33



Introduction to the kit


The MK14 comprises a full set of components to build up a completely functional computer.

When the unit has been correctly assembled only the connection of a suitable power source is needed for the display to light up and the user then finds that command and control of the unit is literally at his fingertips via the keyboard.

Having mastered the simple rules for operation of the keyboard and interpretation of the display, it is immediately possible to study the workings of the system and the computer's instructions, and experiment with elementary programming.

From this point the user can progress to the library of ready-written programmes available in Part II of this manual, and to programmes of his own invention. Because of the inherently enormous versatility of the digital computer it is hard to suggest any particular direction which the independent programmer may take. Arithmetic, logic, time measurement, complex decision making, learning ability, storage of data, receiving signals from other equipment and generating responses and stimuli can all be called upon.

Thus calculators, games, timers, controllers (domestic, laboratory, industrial), or combinations of these are all within the scope of the machine.



Components of the kit include central processor, pre-programmed control memory, read-write memory, input/output circuits, the terminal section i.e. the keyboard and display, and interfacing to the terminal.

This line-up corresponds to the basic elements present in even the most sophisticated multi-million pound computer. Indeed the fundamental principles are identical. However, the user of the MK14 who wishes to understand and utilise these principles has the advantage of being able to follow in detail the action and inter-action of the constituent parts, which are normally inaccessible and invisible to the big computer operator. Do not regard the MK14 as an electronics construction project. The MK14 is a computer, and computers are about software. It is the programme which brings the computer to life, and it is the programme which is capable of virtually infinite variation, adjustment and expansion. Of course an understanding of the architecture of the machine and the functions of the separate integrated circuits is valuable to the user. But these aspects conform to a fairly standard pattern and the same straightforward set of interconnection rules regardless of the task or function the computer is performing.

2 The Manual -its objectives and uses

The MK14 is intended to bring practical computing to the widest possible range of users by achieving an absolute minimum cost. The wider the user spectrum, the wider, to be expected will be the variation of expertise the manual has to cater for; from the total novice, who wishes to learn the basic principles and requires thorough explanation of every aspect, to the experienced engineer who has immediate practical applications in view. Additionally, the needs of the beginner can be sub-divided into three parts:-

1. An informal step by step procedure to familiarise with the operation of the MK14. If this is arranged as an inter-active 'do' and 'observe' sequence, it becomes a comparatively painless method of getting a practical 'feel' for the computing process. Section 5.
2. A formal definition/description of the significant details of the microprocessor itself, i.e. its architecture and instruction set. Users of all levels are strongly recommended to study this section, (Section 0) at an early stage. It is supported by a programme of practical exercises aimed to precisely demonstrate the elemental functions of the device, and the framework inside which they operate. It is emphasised that to gain the most complete fluency in what are the basics of the whole subject is not merely well worth the effort but is essential to the user's convenience?
3. An explanation of the general principles of the digital processor, along with the associated notation and conventions. Section 0 this also breaks down into the joint aspects of hardware and software.

Clearly parts of the above will also prove useful to the knowledgeable user who, however, will probably be able to skip the advice in section 3 on basic electronic assembly technique. The control part of this section contains information specifically pertinent to the MK14 and should be read by all.

Further sections to be referenced when the MK14 has been assembled, and the user has built up a working understanding, are those discussing programming techniques and methodology. From that point the applications examples of varying degrees of complexity and function, in Part II, should be possible for the reader to tackle.

3 Construction procedure

Notes on soldering

The construction of the unit is a straightforward procedure consisting of inserting the components in the correct positions and soldering them in place. If this is done without error the system should become functional as soon as power is applied. To ensure that this happens without any hitches some recommendations and advice are offered. A step-by-step construction procedure with a diagram is laid down. An appendix to this section contains notes on soldering techniques.

Plug in socket option for integrated circuits

The I.C. components utilised in the MK14 are both robust and reliable. But accidents are possible—and should an I.C. be damaged either during construction or later, its identification and replacement is made many orders easier if devices are mounted in sockets. Socket usage is therefore most strongly recommended, particularly where the user is concerned with computing rather than electronics. Science of Cambridge offer a MK14 rectification service specifying a component cost only replacement charge when the system in question is socket equipped.

Integrated Circuit Device Handling


M.O.S. integrated circuits historically have gained a reputation for extreme vulnerability to damage from static electricity. Modern devices while not unbreakable embody a high degree of protection. This means that high static voltages will do no harm as long as the total energy dissipated is small and a practical rule of thumb is that if the environment is such that you yourself don't notice static shocks, neither will the I.C. It is essential for the soldering iron to be earthed if I.C.'s are being soldered directly into the P.C. board. The earth must ground the soldering iron bit. This warning applies to any work carried out which might bring the soldering iron into contact with any I.C. pin.

Catastrophe is achievable with minimum trouble if certain components are fitted the wrong way round.

Component Orientation and I.C. Pin Numbering

Three types belonging to the kit must be oriented correctly. These are the I.C.'s, the electrolytic capacitors and the regulator.

- (i) I.C.'s are oriented in relation to pin 1. Pin 1 can be identified by various means; fig. 3.1 illustrates some of these:-



Pin 1 itself may bear a faint indentation or a slight difference from other pins. The remaining pins are numbered consecutively clockwise from Pin 1 viewing device as in Fig. 3.1.

Note position of type no. is **not** a reliable guide.

- (ii) Electrolytic capacitors have a positive and a negative terminal. The positive terminal is indicated by a '+' sign on the printed circuit. The capacitor may show a '+' sign or a bar marking by the positive terminal. The negative is also differentiated from the positive by being connected to the body of the device while the positive appears to emerge from an insulator.
- (iii) The regulator has a chamfered edge and is otherwise asymmetrical—refer to assembly diagram.

Assembly Procedure

Equipment required—soldering iron, solder, side-cutters or wire snippers.

Step No. Operation

- 1 Identify all resistors, bend leads according to diagram and place on layout diagram in appropriate positions.
- 2 Insert resistors into printed circuit and slightly bend leads at back of board so that resistors remain in place firmly against the P.C.
- 3 Solder resistors in place and cut surplus leads at back of printed circuit.
- 4 Re-check soldered joints and component positioning.
- 5 Identify all capacitors, bend leads according to diagram and place on layout diagram in appropriate positions.
- 6 Insert capacitors into printed circuit and slightly bend leads behind board so that capacitors remain in place firmly against the P.C.
- 7 Solder capacitors in place and cut surplus leads behind P.C.
- 8 Check soldered joints, component positions and orientation.
- 9 (If sockets are being used skip to step 14). Identify and place in position on diagram all I.C.'s with particular reference to orientation.
- 10 Insert I.C.'s into P.C. Note:- The I.C. pins will exhibit a degree of 'splay'. This allows the device to be retained in the P.C. mechanically after insertion so do not attempt to straighten, and use the following technique: place one line of pins so they just enter the board; using a suitable straight edged implement, press opposing row of pins until they enter the board; push component fully home.
- 11 Re-check device positioning and orientation with EXTREME care!

- | Step No. | Operation |
|-----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 12 | Solder I.C.'s in place. It is not necessary to snip projecting pins. |
| 13 | Re-check all I.C. soldered joints.
(skip to step 20) |
| 14 | Place appropriate sockets in position on diagram. See Fig. 3.3 |
| 15 | Insert first or next socket in P.C. board. These components are not self retaining so invert the board and press onto a suitably resilient surface to keep socket firmly against the board while soldering. |
| 16 | Solder socket into position.

(repeat steps 14-16 until all sockets are fitted) |
| 17 | Identify and place into position on diagram all I.C.'s with particular reference to orientation. |
| 18 | Transfer I.C.'s one-by-one to P.C. assembly and place in appropriate sockets. |
| 19 | Check all socket soldered joints. |
| 20 | Insert regulator and solder into position. See Fig. 3.4 (a). |
| 21 | Insert push button and solder into position. See Fig. 3.4 (b). |
| 22 | Mount keyboard. See Fig. 3.5. |
| 23 | Mount display. See Fig. 3.4 (c). |
| 24 | Ensure that all display interconnections are correctly aligned and inserted. |
| 25 | Solder display into position. |
| 26 | Re-check all soldering with special reference to dry joints and solder bridges as described in appendix on soldering technique. |
| 27 | (Optional but advisable). Forget the whole job for 24 hours. |
| 28 | Re-inspect the completed card by retracing the full assembly procedure and re-checking each aspect (component type, orientation and soldering) at each step.
When the final inspection is satisfactorily completed proceed to section 4, Power Connect and Initial Operation. |

Fig 3.4(a)




Fig 3.4(b)




Fig 3.4(c)





Fig 3.5



Appendix Soldering Technique

Poor soldering in the assembly of the MK14 could create severe difficulties for the constructor so here are a few notes on the essentials of the skill.

The Soldering Iron Ideally, for this job, a 15W/25W instrument should be used, with a bit tip small enough to place against any device pin and the printed circuit without fouling adjacent joints. **IMPORTANT**—ensure that the bit is earthed.

Solder resin cored should be used. Approx. 18 S.W.G. is most convenient.

Using the Iron The bit should be kept clean and be sufficiently hot to form good joints.

A plated type of bit can be cleaned in use by wiping on the dampened sponge (if available), or a damp cloth. A plain copper bit corrodes fairly rapidly in use and a clean flat working face can be maintained using an old file. A practical test for both cleanness and temperature is to apply a touch of solder to the bit, and observe that the solder melts instantly and runs freely, coating the working face.

Forming the Soldered Joint—with the bit thus 'wetted' place it into firm contact with **both** the component terminal and the printed circuit 'pad', being soldered together. Both parts must be adequately heated. Immediately apply solder to the face of the bit next to the joint. Solder should flow freely around the terminal and over the printed circuit pad. Withdraw the iron from the board in a perpendicular direction. Take care not to 'swamp' the joint, a momentary touch with the solder should be sufficient. The whole process should be complete in one or two seconds. The freely flowing solder will distribute heat to all part of the joint to ensure a sound amalgam between solder and pad, and solder and terminal. Do not hold the bit against the joint for more than a few seconds either printed circuit track or the component can be damaged by excessive heat.

Checking the Joint A good joint will appear clean and bright, and the solder will have spread up the terminal and over the pad to a radius of about $\frac{1}{16}$ inch forming a profile as in Fig. 3.2(a).




Fig 3.2 (b) and (c) show exaggerated profiles of unsuccessful joints. These can be caused by inadequate heating of one part, or the other, of the joint, due to the iron being too cool, or not having been in direct contact with both parts; or to the process being performed too quickly. An alternative cause might be contamination of the unsoldered surface.

Re-making the Joint Place the 'wetted' iron against the unsatisfactory joint, the solder will then be mostly drawn off. Re-solder the joint. If contamination is the problem it will usually be eliminated after further applications by the flux incorporated within the solder.

Solder 'Bridges'—can be formed between adjacent tracks on the printed circuit in various ways:—

- (i) too cool an iron allowing the molten solder to be slightly tacky
- (ii) excessive solder applied to the joint
- (iii) bit moved away from the joint near the surface of the board instead of directly upwards

These bridges are sometimes extremely fine and hard to detect, but are easily removed by the tip of the cleaned soldering iron bit.

Solder Splashes—can also cause unwanted short circuits. Careless shaking of excess solder from the bit, or allowing a globule of solder to accumulate on the bit, must be avoided. Splashes are easily removed with the iron.

In summary, soldering is a minor manual skill which requires a little practise to develop. Adherence to the above notes will help a satisfactory result to be achieved.

4 Power Connect and Switch On

The MK14 operates from a 5V stabilised supply. The unit incorporates its own regulator, so the user has to provide a power source meeting the following requirements:—

Current consumption Basic kit only — 400mA
 + RAM I/O option — + 50mA
 + extra RAM option — + 30mA

Max I/P permitted voltage (including ripple) 35V

Min I/P permitted voltage (including ripple) 7V

Batteries or a mains driven power supply may be used. When using unregulated supplies ensure that ripple at the rated current does not exceed the I/P voltage limits.

If a power source having a mean output voltage greater than IOV has to be used, a heat sink must be fitted to the regulator. A piece of aluminium or copper, approx. 18 s.w.g., of about two square inches in area, bolted to the lug of the regulator should permit input voltages up to about 18V to be employed.

Alternatively a suitable resistor fitted in series with the supply can be used.

To do this the value of the series resistor may be calculated as follows:—


$$2 \times (\text{minimum value I/P voltage} - 7) \ \Omega$$

Resistor dissipation will be 0.5W/ Ω

Having selected a suitable power supply the most important precaution to observe is that of correct polarity. Connect power supply positive to regulator I/P and power supply negative to system ground.

Switch on.

Proper operation is indicated by the display showing this:—



Congratulations—now proceed to the section on usage familiarisation and learn to drive the MK14.

5 Usage Familiarisation

To help the user become accustomed to commanding and interrogating the MK14 an exercise consisting basically of a sequence of keyboard actions, with the expected display results, and an explanatory comment, is provided.

Readers who are not familiar with hexadecimal notation and data representation should refer to section 7.

It will be clear to those who have perused the section dealing with MK14 basic principles that to be able to utilise and understand the unit it is necessary firstly to have the facility to look at the contents of locations in memory I/O and registers in the CPU, and secondly to have the facility to change that information content if desired.

The following shows how the monitor programme held in fixed memory enables this to be done.

Operator Action	Display	Comment
		Examining MK 14 Memory
Switch on	----	The left hand group of four characters is called the address field, the right hand group is the data field. Dashes indicate that the MK14 is waiting for a GO or a MEM command.
MEM	0000 08	The contents of memory location zero is displayed in the data field.
MEM	0001 90	Next address in sequence is displayed, and the data at that address.
MEM	0002 1D	Address again incremented by one, and the data at the new address is displayed.
MEM	0003 C2	Next address and contents are displayed

The user is actually accessing the beginning of the monitor programme itself. The items of data 08, 90, 1D, C2 are the first four instructions in the monitor programme.

It is suggested that for practise a list of twenty or thirty of these is made out and the appropriate instruction mnemonics be filled in against them from the list of instructions in Section 9. Additionally, this memory scanning procedure offers an introduction to the hexadecimal numbering method used by the addressing system, as each MEM depression adds one to the address field display.

Operator Action	Display	Comment
Loading MK14 Memory		
MEM	XXXX XX	note: — symbol X indicates when digit value is unpredictable or un-important.
0	0000 XX	First digit is entered to L & D address field, higher digits become zero.
F	000F XX	Second address digit keyed enters display from right.
1	00F1 XX	Third address digit keyed enters display from right.
2	0F12 XX	This is first address in RAM available to the user (basic version of kit).
TERM	0F12 XX	TERM enters displayed address and prepares for operator to load data.
1	0F12 01	Memory data has been keyed but is not yet placed in RAM.
TERM	0F12 01	Data is now placed in RAM
MEM	0F13 XX	Address is incremented.
TERM	0F13 XX	New address is entered and unit waits for memory data input.
1	0F13 01	New data.
1	0F13 11	is keyed
TERM	0F13 11	and placed in memory
MEM	0F14 XX	Data
TERM	0F14 XX	is
22	0F14 22	loaded
TERM	0F14 22	into
MEM	0F15 XX	successive
TERM	0F15 XX	locations
33	0F15 33	
TERM	0F15 33	
MEM	0F16 XX	

Operator Action	Display	Comment
44	OF16 44	
TERM	OF16 44	
OF12	OF12 01	Enter original memory address and
MEM	OF13 11	check that data
MEM	OF14 22	remains as
MEM	OF15 33	was
MEM	OF16 44	loaded.

Switch power off and on again. Re-check contents of above locations. Note that loss of power destroys read-write memory contents. Repeat power off/on and re-check same locations several times—it is expected that RAM contents will be predominately zero, and tend to switch on in same condition each time. This effect is not reliable.

Operator Action	Display	Comment
MEM	XXXX XX	Enter a very small programme
OF12 TERM	OF12 XX	It consists of one instruction JMP-2 (90FE in machine code). 90 represents JUMP programme counter relative. FE represents —2, the direction of the jump.
90	OF12 90	
TERM MEM	OF13 XX	
TERM FE	OF13 FE	
TERM	OF13 FE	
ABORT	----- -	
GO	OF13 --	Prepare to start user programme (TERM at this point would start execution from OF12).
OF12	OF12 --	Enter start address.
TERM	BLANK	Commence execution. The display becomes blank, indicating that CPU has entered user programme, and remains blank.

We have created the most elementary possible programme—one that loops round itself. There is only one escape—RESET which will force the CPU to return to location 1.

RESET	----- --	Reset does not affect memory the instruction JMP—2 is still lurking to trap the user.
-------	----------	---------------------------------------------------------------------------------------

6 Basic Principles of the MK14

Essentially the MK14 operates on exactly the same principles as do all digital computers. The 'brain' of the MK14 is a SC/MP micro-processor, and therefore aspects of the SC/MP will be used to illustrate the following explanation. However the principles involved are equally valid for a huge machine from International Computers down to pocket calculators. Moreover, these principles can be stated quite briefly, and are essentially very simple.


'Stored Programme' Principle

The SC/MP CPU (Central Processing Unit) tends to be regarded as the centre-piece because it is the 'clever' component—and so it is. But by itself it can do nothing. The CPU shows its paces when it is given INSTRUCTIONS. It can obey a wide range of different orders and perform many complex digital operations. This sequence of instructions is termed the PROGRAMME, and is STORED in the MEMORY element of the system. Since these instructions consist of manipulation and movement of data, in addition to telling the CPU what to do, the stored programme contains information values for the CPU to work on, and tells the CPU where to get information, and where to put results.

Three Element System

By themselves the two fundamental elements CPU and MEMORY can't perform wondrous things—all of which would be totally useless, since no information can be input from the outside world and no results can be returned to the user. Consequently a third element has to be incorporated—the INPUT/OUTPUT (I/O) section.

Fig. 6.1 The Three Element System



These three areas constitute the HARDWARE of the system, so called because however you may use or apply the MK14, these basic structures remain the same.

Independence of Software (Stored Programme) and Hardware

As with the other hardware, whatever particular instruction sequence is present within the memory at any one time, the basic structure of the memory element itself is unaltered.

It is this factor which gives the MK14 its great versatility: by connecting up its I/O and entering an appropriate programme into its memory it can perform any digital function that can be contained within the memory and I/O size.


Random Access Memory (RAM)

Further, when the memory in question consists of a read **and** write element (RAM), in contrast to read **only** memory (ROM), this flexibility is enhanced, as programme alterations, from minor modifications, to completely different functions, can be made with maximum convenience.

Interconnection of Basic Elements

Element inter-connection is standardised as are the elements themselves. Three basic signal paths, ADDRESS BUS (ABUS), DATA BUS (DBUS) and CONTROL BUS, are required.

Fig. 6.2 Interconnections of Three Element System



These buses are, of course, multi-line. In the MK14 the Abus = 12 lines, Dbus = 8 lines and Control bus = 3 lines. Expansion of memory or I/O simply requires connection of additional elements to this basic bus structure.

MK14 System Operation

Consider the MK14 with power on and the RESET signal applied to the SC/MP. This forces all data inside the CPU to zero and prevents CPU operation.

When the RESET is released the CPU will place the address of the first instruction on the Abus and indicate that an address is present by a signal on the ADDRESS STROBE (NADS) line which is within the control bus. The memory will then respond by placing the first instruction on the Dbus. The CPU accepts this information and signals a READ STROBE (NRDS) via a line within the control bus.

The CPU now examines this instruction which we will define as a no-operation, (instructions are normally referred to by abbreviations called NMEMONICS, the mnemonic for this one is NOP).

In obedience the CPU does nothing for one instruction period and then sends out the address of the second instruction. The memory duly responds with a Load Immediate (LDI). The CPU interprets this to mean that the information in the next position, in sequence, in memory will not be an instruction but an item of data which it must place into its own main register (ACCUMULATOR). so the CPU puts out the next address in sequence, and when the memory responds with data, then obeys the instruction.

The CPU now addresses the next position (LOCATION) in memory and fetches another instruction—store (ST). This will cause the CPU to place the data in the accumulator back on the Dbus and generate a WRITE STROBE (NWRDS) via the control bus. (The programme's intention here is to set output lines in the I/O element to a pre-determined value).

Before executing the store instruction the CPU addresses the next sequential location in memory, and fetches the data contained in it. The purpose of this data word is to provide addressing information needed, at this point, by the CPU.

So far, consecutive addresses have been generated by the CPU in order to fetch instructions or data from memory. In order to carry out the store

instruction the CPU must generate a different address, with no particular relationship to the instruction address itself, i.e. an address in the 1/0 region.

The CPU now constructs this address using the aforementioned data word and outputs it to the Abus. The 1/0 element recognises the address and accepts the data appearing on the Dbus (from the CPU accumulator), when signalled by the write strobe (NWRDS), also from the CPU.

Now the CPU reverts to consecutive addressing and seeks the next instruction from memory. This is an Exchange Accumulator with Extension register (XAE) and causes the CPU to simultaneously move the contents of the accumulator into the extension (E) register, and move the contents of the extension register into the accumulator. The programmer's intention in using this instruction here, could be to preserve a temporary record of the data recently written to the 1/0 location.

No new data or additional address information is called for, so no second fetch takes place. Instead the CPU proceeds to derive the next instruction in sequence.

For the sake of this illustration we will look at a type of instruction which is essential to the CPU's ability to exhibit intelligence.

This is the jump (JMP) instruction, and causes the CPU to depart from the sequential mode of memory accessing and 'jump' to some other location from which to continue programme execution.

The JMP will be back to the first location.

A JMP instruction requires a second data word, known as the DISPLACEMENT to define the distance and direction of the jump.

Examining the memory 1/0 contents map, Fig 6.3, shows location 0 to be seven places back from the JMP displacement which therefore must have a numerical value equivalent to -7. (Detail elsewhere in this manual will show that this value is not precisely correct, but it is valid as an example).

The instruction fetched after executing the JMP will be the NOP again.

In fact the sequence of five instructions will now be re-iterated continually.

The programme has succumbed to a common bug—an endless loop, in which for the time being we will leave it.

Fig. 6.3 Map of Memory Location Contents.

LOCATION No.	LOCATION CONTENTS	
0	NOP (instruction)	} MEMORY REGION
1	LDI (instruction)	
2	data (for use by LDI)	
3	ST (instruction)	
4	address information (for use by ST)	
5	XAE (instruction)	
6	JMP (instruction)	
7	-7 (displacement for JMP)	
Formed by CPU using data in loc. 4	Initially undefined—after 3 becomes same as loc. 2	} 1/0 REGION

This brief review of a typical sequence of MK14 internal operations has emphasised several major points. All programme control and data derives from the memory and I/O. All programme execution is performed by the CPU which can generate an address to any location in memory and I/O, and can control data movement to or from memory and I/O.

Some instructions involve a single address cycle and are executed within the CPU entirely. Other instructions involve a second address cycle to fetch an item of data, and sometimes a third address cycle is also needed. For the sake of simplicity this outline has deliberately avoided any detail concerning the nature of the instruction/data, and the mechanics of the system. These subjects are dealt with in greater depth in sections 5 and 7.

7 MK14 Language-Binary and Hexadecimal


Discussion of the MK14 in this handbook so far has referred to various categories of data without specifying the physical nature of that data. This approach avoids the necessity of introducing too many possibly unfamiliar concepts at once while explaining other aspects of the workings of the system.

This section, then, gives electrical reality to the abstract forms of information such as address, data, etc., which the computer has to understand and deal with.

Binary Digit Computers use the most fundamental unit of information that exists—the binary digit or BIT—the bit is quite irreducible and fundamental. It has two values only, usually referred to as '0' and '1'. Human beings utilise a numbering system possessing ten digits and a vocabulary containing many thousands of words, but the computer depends on the basic bit.

However, the bit is readily convertible into an electrical signal. Five volts is by far the most widely used supply line standard for electronic logic systems. Thus a zero volt (ground) level represents '0', and a positive five volt level represents '1'. Note that the SC/MP CPU follows this convention which is known as positive logic; negative logic convention determines inverse conditions, i.e. $5V = '0'$, $0V = '1'$.


Logic Signal Voltage Limits For practical purposes margins must be provided on these signal levels to allow for logic device and system tolerances. Fig. 7.1 shows those margins.



'0's and '1's Terminology Many of the manipulation rules for '0's and '1's are rooted in philosophical logic, consequently terms like 'true' and 'false' are often used for logic signals, and a 'truth table' shows all combinations of logic values relating to a particular configuration. The

control engineer may find 'on' and 'off' more appropriate to his application, while an electronic technician will speak of 'high' and 'low', and to a mathematician they can represent literally the numerals one and zero.

Using Bits in the MK 14 The two state signal may appear far too limited for the complex operations of a computer, but consider again the basic three element system and it's communication bus.



The data bus for example comprises eight lines. Using each line separately permits eight conditions to be signalled. However, eight lines possessing two states each, yield $256(2^8)$ combinations, and the A bus can yield 4096 combinations.

A group or WORD of eight bits is termed a BYTE

Decoding In order to tap the information potential implied by the use of combinations, the elements in the MK14 all possess the ability to DECODE bit combinations. Thus when the CPU generates an address, the memory I/O element is able to select one out of 4096 locations. Similarly, when the CPU fetches an instruction from memory it obeys one out of 128 possible orders.

Apart from instructions, depending on context, the CPU treats information on the data bus sometimes as a numerical value, or sometimes simply as an arbitrary bit pattern, thereby further expanding data bus information capacity.

Bits as Numbers When grouped into a WORD the humble bit is an excellent medium for expressing numerical quantities. A simple set of rules exist for basic arithmetic operations on binary numbers, which although they lead to statements such as $1 + 1 = 10$, or 2_{10} and 2_{10} make 100_2 , they can be executed easily by the ALU (Arithmetic and Logic Unit) within the CPU. Note that the subscripts indicate the base of the subscripted numbers.

Binary Numbers The table below compares the decimal values 0—15 with the equivalent binary notation.

Decimal	Binary
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001
10	1010
11	1011
12	1100
13	1101
14	1110
15	1111




Fig. 7.3

The binary pattern is self evident, and it can also be seen how place value of a binary number compares with that in the decimal system. Expressed in a different way, moving a binary number digit one place to the left doubles its value, while the same operation on a decimal digit multiplies its value by ten.

The Binary pattern is self evident, and it can also be seen how place value of a binary number compares with that in the decimal system.

Binary Addition—requires the implementation of four rules:—

$$0 + 0 = 0$$

$$0 + 1 \text{ or } 1 + 0 = 1$$

$$1 + 1 = 1 \text{ with carry (to next higher digit)}$$

$$1 + 1 + \text{carry (from next lower digit)} = 1 \text{ with carry (to next higher digit)}$$

Example: —

$$\begin{array}{r}
 1110110 \\
 + 1010101 \\
 \hline
 11001011 \\
 \underline{111} \leftarrow \text{carry indications}
 \end{array}$$

Binary Subtraction

$$0 - 0 = 0$$

$$1 - 1 = 0$$

$$1 - 0 = 1$$

$$0 - 1 = 1 \text{ with borrow (from next higher digit)}$$

$$0 - 1 - \text{borrow (from next lower digit)} = 1 \text{ with borrow (from next higher digit)}$$

Examples: —

$$\begin{array}{r}
 \overset{0}{\cancel{1}} 0 1 \\
 - \phantom{\cancel{1}} 0 1 \\
 \hline
 \phantom{\cancel{1}} 0 1 1
 \end{array}
 \quad
 \begin{array}{r}
 \overset{0}{\cancel{1}} 1 0 \\
 - \phantom{\cancel{1}} 0 1 \\
 \hline
 \phantom{\cancel{1}} 0 1 1
 \end{array}
 \quad
 \begin{array}{r}
 \overset{0}{\cancel{0}} 1 0 1 \\
 - \phantom{\cancel{0}} 1 1 0 \\
 \hline
 \phantom{\cancel{0}} 0 1 1
 \end{array}
 \leftarrow \text{borrow indications}$$

8 Program Notes

At the point the reader is likely to be considering the application programmes in Part II and perhaps devising some software of his own. This section examines the manner in which a programme is written and set out, the planning and preparation of a programme, and some basic techniques.

When embarking on a programme two main factors should be considered, they are: (i) hardware requirements, (ii) sequence plan.

Hardware Requirements An assessment should be made of the amount of memory required for the instruction part of the programme, and the amount needed for data storage. In a dedicated micro-processor system these will occupy fixed, and read-write memory areas respectively. In the MK14, of course, all parts of the programme will reside in read-write memory, simplifying the programmers task considerably, since local pools for data can be set up indiscriminately.

However, even in the MK14 more care must be given to the allocation of memory space for common groups of data and for input/output needs. The SC/MP C.P.U. offers a certain amount of on-chip input/output in terms of three latched flags, two sense inputs, and the serial in/serial out terminals. So the designer must decide if these are more appropriate to his application than the memory mapped I/O available in the RAMIO option.

Memory Map A useful aid in this part of the process is the memory map diagram which gives a spatial representation to the memory and I/O resources the programmer has at his disposal. Fig. 8.1 shows the MK14 memory map including both add-in options




Fig. 8.1

These multiple appearances of memory blocks are due to partial address decoding technique employed to minimise decode components.

The map readily indicates that a CPU memory pointer (which can permit access to a block of 256 I/O locations) set to 0900₁₆ would give the programme a stepping stone into the display O/P or the RAMIO facilities.

Flow Chart The flow chart provides a graphical representation of the sequence plan. A processor is essentially a sequential machine and the flow chart enforces this discipline. Fig. 8.2 is a very simple example of a programme to count 100 pulses appearing at an input. Three symbols are used (i) the **circle** for entry or exit points (ii) the **rectangle** for programme operations (iii) the **diamond** for programme decisions. A flow chart should always be prepared when constructing a programme. Each block is a convenient summary of what may be quite a large number of instructions. Of particular value is the overview provided of the paths arising from various combinations of branch decisions.




Fig. 8.2

The flow chart can reveal wasteful repetition or logical anomalies, and ensures that like a good story, the programme starts at the beginning, progresses through the middle, and comes to a satisfactory end.

Programme Notation There is a well established convention and format for writing down a programme listing. We will examine two lines extracted from the MK14 monitor programme itself in order to define the various functions of the notation.

(a)	(b)	(c)				
112	0003	GOOUT:				
		(d)	(e)	(f)	(g)	
113	0003	C2OE	LD	ADH	(2)	;GET GO ADDRESS

- a) Line Number. All lines in the listing are consecutively numbered for reference.
- b) Location Counter. The current value of the location counter (programme counter in the CPU) is shown wherever it is relevant e.g. when the line contains a programme instruction or address label.
- c) Symbolic Address Label. This is followed by a colon. Entry points to sub-sections of programme can be labelled with meaningful abbreviations making the programme easier to follow manually e.g. at some other place in the programme a JUMP TO 'GOOUT' might occur. Automatic assemblers create an internal list of labels and calculate the jump distances.
However the MK14 user must do it the hard way.
- d) Machine Code. The actual code in the memory is shown here. As it is a two byte instruction the first two hexadecimal digits C2 are in location 3 and OE is in location 4.
- e) Nnemonic LD is the nnemonic for LOAD. This is the instruction represented by C2 in machine code.
- f) Displacement. ADH is another label, in this case for a data value. Note that a table is provided in alpha-numeric order at the end of the listing, of all symbols and their values.
- g) Pointer Designation. Define the pointer to be referenced by this instruction.
- h) Comment. All text following the semi-colon is explanatory material to explain the purpose of the instruction or part of programme.

9 Architecture and Instruction Set

The SC/MP microprocessor contains seven registers which are accessible to the programmer. The 8-bit accumulator, or AC, is used in all operations. In addition there is an 8-bit extension register, E, which can be used as the second operand in some instructions, as a temporary store, as the displacement for indexed addressing, or in serial input/output. The 8-bit status register holds an assortment of single-bit flags and inputs:

SC/MP Status Register

7	6	5	4	3	2	1	0
CY/L	OV	SB	S _A	IE	F ₂	F ₁	F ₀


Flags	Description
F ₀ -F ₂	User assigned flags 0 through 2.
IE	Interrupt enable, cleared by interrupt.
S _A , S _B	Read-only sense inputs. If IE = 1, S _A is interrupt input.
OV	Overflow, set or reset by arithmetic operations.
CY/L	Carry/Link, set or reset by arithmetic operations or rotate with Link.

The program counter, or PC, is a 16-bit register which contains the address of the instruction being executed. Finally there are three 16-bit pointer registers, P1, P2, and P3, which are normally used to hold addresses. P3 doubles as an interrupt vector.

Addressing Memory

All memory addressing is specified relative to the PC or one of the pointer registers. Addressing relative to the pointer registers is called indexed addressing. The basic op-codes given in the tables below are for PC-relative addressing. To get the codes for indexed addressing the number of the pointer should be added to the code. The second byte of the instruction contains a displacement, or disp., which gets added to the value in the PC or pointer register to give the effective address, or EA, for the instruction. This disp. is treated as a signed twos-complement binary number, so that displacements of from -128_{10} to $+127_{10}$ can be obtained. Thus PC-relative addressing provides access to locations within about 128 bytes of the instruction; with indexed addressing any location in memory can be addressed.

Instruction Set



byte 1

byte 2

Memory Reference

Mnemonic	Description	Operation	Op Code Base
LD	Load	$(AC) \leftarrow (EA)$	C000
ST	Store	$(EA) \leftarrow (AC)$	C800
AND	AND	$(AC) \leftarrow (AC) \wedge (EA)$	D000
OR	OR	$(AC) \leftarrow (AC) \vee (EA)$	D800
XOR	Exclusive-OR	$(AC) \leftarrow (AC) \oplus (EA)$	E000
DAD	Decimal Add	$(AC) \leftarrow (AC)_{10} + (EA)_{10} + (CY/L); (CY/L)$	E800
ADD	Add	$(AC) \leftarrow (AC) + (EA) + (CY/L); (CY/L), (OV)$	F000
CAD	Complement and Add	$(AC) \leftarrow (AC) + \sim(EA) + (CY/L); (CY/L), (OV)$	F800

Base Code Modifier

Op Code = Base + m + ptr + disp

Address Model	m	ptr	disp	Effective Address
PC-relative	0000	0000	00xx	$EA = (PC) + disp$
Indexed	0000	0100	00xx	$EA = (ptr) + disp$
		0200		
		0300		
Auto-indexed	0400	0100	00xx	If $disp \geq 0$, $EA = (ptr)$ If $disp < 0$, $EA = (ptr) + disp$
		0200		
		0300		

$xx = -128$ to $+127$

Note: If $disp = -128$, then (E) is substituted for disp in calculating EA.


The operands for the memory reference instructions are the AC and a memory address.

With these eight instructions the auto-indexed mode of addressing is available; the code is obtained by adding 4 to the code for indexed addressing. If the displacement is positive it is added to the contents of the specified pointer register **after** the contents of the effective address have been fetched or stored. If the displacement is negative it is added to the contents of the pointer register **before** the operation is carried out. This asymmetry makes it possible to implement up to three stacks in memory; values can be pushed onto the stacks or pulled from them with single auto-indexed instructions. Auto-indexed instructions can also be used to add constants to the pointer registers where 16-bit counters are needed.


A special variant of indexed or auto-indexed addressing is provided when the displacement is specified as X'80. In this case it is the contents of the extension register which are added to the specified pointer register to give the effective address. The extension register can thus be used simultaneously as a counter and as an offset to index a table in memory.

For binary addition the 'add' instruction should be preceded by an instruction to clear the CY/L. For binary subtraction the 'complement' and add' instruction is used, having first **set** the CY/L. Binary-coded-decimal arithmetic is automatically handled by the 'decimal add' instruction.

Immediate



byte 1



byte 2


Mnemonic	Description	Operation	Op Code Base
LDI	Load Immediate	$(AC) \leftarrow \text{data}$	C400
ANI	AND Immediate	$(AC) \leftarrow (AC) \wedge \text{data}$	D400
ORI	OR Immediate	$(AC) \leftarrow (AC) \vee \text{data}$	DC00
XRI	Exclusive-OR Immediate	$(AC) \leftarrow (AC) \oplus \text{data}$	E400
DAI	Decimal Add Immediate	$(AC) \leftarrow (AC)_{10} + \text{data}_{10} + (CY/L); (CY/L)$	EC00
ADI	Add Immediate	$(AC) \leftarrow (AC) + \text{data} + (CY/L); (CY/L), (OV)$	F400
CAI	Complement and Add Immediate	$(AC) \leftarrow (AC) + \sim \text{data} + (CY/L); (CY/L), (OV)$	Fc00

Base Code Modifier

Op Code = Base + data


the immediate instructions specify the actual data for the operation in the second byte of the instruction.

Extension Register



Mnemonic	Description	Operation	Op Code
LDE	Load AC from Extension	$(AC) \leftarrow (E)$	40
XAE	Exchange AC and Ext.	$(AC) \leftrightarrow (E)$	01
ANE	AND Extension	$(AC) \leftarrow (AC) \wedge (E)$	50
ORE	OR Extension	$(AC) \leftarrow (AC) \vee (E)$	58
XRE	Exclusive-OR Extension	$(AC) \leftarrow (AC) \oplus (E)$	60
DAE	Decimal Add Extension	$(AC) \leftarrow (AC)_{10} + (E)_{10} + (CY/L), (CY/L)$	68
ADE	Add Extension	$(AC) \leftarrow (AC) + (E) + (CY/L); (CY/L), (OV)$	70
CAE	Complement and Add Extension	$(AC) \leftarrow (AC) + \sim (E) + (CY/L); (CY/L), (OV)$	78

The extension register can replace the memory address as one operand in the above two-operand instructions. The extension register can be loaded by means of the XAE instruction.



Memory Increment/Decrement

Mnemonic	Description	Operation	Op Code Base
ILD DLD	Increment and Load Decrement and Load	(AC), (EA) ← (EA) + 1 (AC), (EA) ← (EA) - 1 Note: The processor retains control of the input/output bus between the data read and write operations.	A800 B800

Base Code Modifier

$$\text{Op Code} = \text{Base} + \text{ptr} + \text{disp}$$

ptr	disp	Effective Address
0100 0200 0300	00xx	EA = (ptr) + disp



$$xx = -128 \text{ to } +127$$

The 'decrement and load' instruction decrements the contents of the memory location specified by the second byte, leaving the result in the accumulator. This provides a neat way of performing a set of instructions several times. For example:

```

LDI    9
ST     COUNT
LOOP:  . . . . .
      . . . . .
      DLD    COUNT
      JNZ   LOOP
  
```

will execute the instructions within the loop 9 times before continuing. Both this and the similar 'increment and load' instruction leave the CY/L unchanged so that multibyte arithmetic or shifts can be performed with a single loop.




Transfer

Mnemonic	Description	Operation	Op Code Base
JMP	Jump	(PC) ← EA	9000
JP	Jump if Positive	If (AC) ≥ 0, (PC) ← EA	9400
JZ	Jump if Zero	If (AC) = 0, (PC) ← EA	9800
JNZ	Jump if Not Zero	If (AC) ≠ 0, (PC) ← EA	9C00

Base Code Modifier			
Op Code = Base + ptr + disp			
Address Mode	ptr	disp	Effective Address
PC-relative	0000	00xx	EA = (PC) + disp
Indexed	0100	00xx	EA = (ptr) + disp
	0200		
	0300		
xx = -128 to +127			

Transfer of control is provided by the jump instructions which, as with memory addressing, are either PC-relative or relative to one of the pointer registers. Three conditional jumps provide a way of testing the value of the accumulator. 'Jump if positive' gives a jump if the top bit of the AC is zero. The CY/L can be tested with:

CSA ; Copy status to AC
 JP NOCYL ; CY/L is top of bit status
 which gives a jump if the CY/L bit is clear.



Pointer Register Move

Mnemonic	Description	operation	Op Code Base
XPAL	Exchange Pointer Low	(AC) ↔ (PTR _{7:0})	30
XPAH	Exchange Pointer High	(AC) ↔ (PTR _{15:8})	34
XPPC	Exchange Pointer with PC	(PC) ↔ (PTR)	3C


Base Code Modifier	
Op Code = Base + ptr	

The XPAL and XPAH instructions are used to set up the pointer registers, or to test their contents. For example, to set up P3 to contain X'1234 the following instructions are used:

```
LDI X'12
XPAH 3
LDI X'34
XPAL 3
```

The XPPC instruction is used for transfer of control when the point of transfer must be saved, such as in a subroutine call. The instruction exchanges the specified pointer register with the program counter, causing a jump. The value of the program counter is thus saved in the register, and a second XPPC will return control to the calling point. For example, if after the sequence above an XPPC 3 was executed the next instruction executed would be the one at X'1235. Note that this is one beyond the address that was in P3 since the PC is incremented before each instruction. P3 is used by the MK14 monitor to transfer control to the user's program, and an XPPC 3 in the user's program can therefore be used to get back to the monitor provided that P3 has not been altered.


Shift Rotate Serial I/O



Mnemonic	Description	Operation	Op Code
SIO	Serial Input/Output	$(E_i) \rightarrow (E_{i-1}), \text{SIN} \rightarrow (E_7), (E_0) \rightarrow \text{SOUT}$	19
SR	Shift Right	$(AC_i) \rightarrow (AC_{i-1}), 0 \rightarrow (AC_7)$	1C
SRL	Shift Right with Link	$(AC_i) \rightarrow (AC_{i-1}), \text{CY/L} \rightarrow (AC_7)$	1D
RR	Rotate Right	$(AC_i) \rightarrow (AC_{i-1}), (AC_0) \rightarrow (AC_7)$	1E
RRL	Rotate Right with Link	$(AC_i) \rightarrow (AC_{i-1}), (AC_0) \rightarrow (\text{CY/L}) \rightarrow (AC_7)$	1F

The SIO instruction simultaneously shifts the SIN input into the top bit of the extension register, the bottom bit of the extension register going to the SOUT output; it can therefore form the basis of a simple program to transfer data along a two-way serial line. The shift and rotate with link make possible multibyte shifts or rotates.

Double Byte Miscellaneous




Mnemonic	Description	Operation	Op Code Base
DLY	Delay	count AC to -1, delay = $13 + 2(\text{AC}) + 2 \text{ disp} + 2^9$ disp microcycles	8F00

Base Code Modifier

Op Code = Base + disp

The delay instruction gives a delay of from 13 to 131593 microcycles which can be specified in steps of 2 microcycles by the contents of the AC and the second byte of the instruction.
Note that the AC will contain X'FF after the instruction.



Single-Byte Miscellaneous

Mnemonic	Description	Operation	Op Code
HALT	Halt	Pulse H-flag	00
CCL	Clear Carry/Link	(CY/L) \leftarrow 0	02
SCL	Set Carry/Link	(CY/L) \leftarrow 1	03
DINT	Disabled Interrupt	(IE) \leftarrow 0	04
IEN	Enable Interrupt	(IE) \leftarrow 1	05
CSA	Copy Status to AC	(AC) \leftarrow (SR)	06
CAS	Copy AC to Status	(SR) \leftarrow (AC)	07
NOP	No Operation	(PC) \leftarrow (PC) + 1	08

The remaining instructions provide access to the status register, and to the IE and CY/L bits therein. The HALT instruction will act as a NOP in the MK14 kit unless extra logic is added to detect the H-flag at NADS time, in which case it could be used as an extra output.

Mnemonic Index of Instructions

Mnemonic	Opcode	Read Cycles	Write Cycles	Total Microcycles
ADD	F0	3	0	19
ADE	70	1	0	7
ADI	F4	2	0	11
AND	D0	3	0	18
ANE	50	1	0	6
ANI	D4	2	0	10
CAD	F8	3	0	20
CAE	78	1	0	8
CAI	FC	2	0	12
CAS	07	1	0	6
CCI	02	1	0	5
CSA	06	1	0	5
DAD	E8	3	0	23
DAE	68	1	0	11
DAI	EC	2	0	15
DINT	04	1	0	6
DLD	B8	3	1	22
DLY	8F	2	0	13-131593

Mnemonic	Opcode	Read Cycles	Write Cycles	Total Microcycles
HALT	00	2	0	8
IEN	05	1	0	6
ILD	A8	3	1	22
JMP	90	2	0	11
JNZ	9C	2	0	9, 11 for Jump
JP	94	2	0	9, 11 for Jump
JZ	98	2	0	9, 11 for Jump
LD	C0	3	0	18
LDE	40	1	0	6
LDI	C4	2	0	10
NOP	08	1	0	5
OR	D8	3	0	18
ORE	58	1	0	6
ORI	DC	2	0	10
RR	1E	1	0	5
RRL	1F	1	0	5
SCL	03	1	0	5
SIO	19	1	0	5
SR	1C	1	0	5
SRL	1D	1	0	5
ST	C8	2	1	18
XAE	01	1	0	7
XOR	E0	3	0	18
XPAH	34	1	0	8
XPAL	30	1	0	8
XPPC	3C	1	0	7
XRE	60	1	0	6
XRI	E4	2	0	10

Program Listings

The application program listings at the end of this manual are given in a symbolic form known as 'assembler listings'. The op codes are represented by mnemonic names of from 2 to 4 letters, with the operands specified as shown:

LD disp ;PC-relative addressing
 LD disp (ptr) ;Indexed addressing
 LD @disp (ptr) ;Auto-indexed addressing

Constants and addresses are also sometimes represented by names of up to six letters; these names stand for the same value throughout the program, and are given that value either in an assignment statement, or by virtue of their appearing as a label to a line in the program. Some conventions used in these listings are shown below:

Statements**Directive**

Assembler Format	Function
.END (address)	Signifies physical end of source program.
.BYTE exp(,exp...)	Generates 8-bit (single-byte) data in successive memory locations.
.DBYTE exp(,exp,...)	Generates 16-bit (double-byte) data in successive memory locations.

Statements**Assignment**

LABEL: SYMBOL = EXPRESSION	;Symbol is assigned ;value of expression
. = 20	;Set location counter ;to 20
TABLE: . = . + 10	;Reserve 10 locations for table

10 RAM I/O

A socket is provided on the MK14 to accept the 40 pin RAM I/O device (manufacturers part no. INS8154). This device can be added without any additional modification, and provides the kit user with a further 128 words of RAM and a set of 16 lines which can be utilised as logic inputs in any combination.

These 16 lines are designated Port A (8 lines) and Port B (8 lines) and are available at the edge connector as shown in Fig. 10.1.





Fig. 10.1 RAM I/O Signal Lines

The RAM I/O can be regarded as two completely separate functional entities, one being the memory element and the other the input/output section. The only association between the two is that they share the same package and occupy adjacent areas in the memory I/O space. Fig. 10.2 shows the blocks in the memory map occupied by the RAM I/O, and it can be seen that the one piece of hardware is present in four separate blocks of memory.




Note:—Memory area is shown divided into 256 byte blocks. The lowest and highest location address is shown in hex' at left.

Fig. 10.2 Memory I/O Map Showing RAM I/O Areas

The primary advantage for the user, in this, is that programme located in basic RAM, or in the extra RAM option, has the same address relationship to the RAM I/O.

Fig. 10.3 shows how memory I/O space within the RAM I/O block is allocated.



Selected bit out of 8 determined by low 3 bits of address
 e.g. Addr. = 0, bit = 0 (Port A)
 Addr. = 1F, bit = 7 (Port B)

Fig. 10.3 RAM I/O Locations and Related Functions

RAM Section

This is utilised in precisely the same manner as any other area of RAM.

Input/Output Section

The device incorporates circuitry which affords the user a great deal of flexibility in usage of the 16 input/output lines. Each line can be separately defined as either an input or an output under programme control. Each line can be independently either read as an input, or set to logic 'I' or 'O' as an output. These functions are determined by the address value employed.

A further group of usage modes permit handshake logic i.e. a 'data request', 'data ready', 'data received', signalling sequence to take place in conjunction with 8 bit parallel data transfers in or out through Port A.

Reset Control

This input from the RAM I/O is connected in parallel with the CPU power-on and manual reset. When reset is present all port lines are high impedance and the device is inhibited from all operations.

Following reset all port lines are set to input mode, handshake facilities are deselected and all port output latches are set to zero.

Input/Output Definition Control

At start-up all 16 lines will be in input mode. To convert a line or lines to the output condition a write operation must be performed by programme into the ODA (output definition port A) or ODB locations e.g. writing the value 80 (Hex.) into ODB will cause bit 7 port B to become an output.

Single Bit Read

The logic value at an input pin is transferred to the high order bit (bit 7) by performing a read instruction. The remaining bits in the accumulator become zero.

The required bit is selected by addressing the appropriate location (see Figs. 3 & 4).

By executing JP (Jump if Positive) instruction the programme can respond to the input signal i.e. the jump does not occur if the I/P is a logic '1'.

If a bit designated as an output is read the current value of that O/P is detected.

Single Bit Load

This is achieved by addressing a write operation to a selected location (see Figs. 10.1 & 10.4). Note that it is not necessary to preset the accumulator to define the written bit value because it is determined by bit 4 of the address.

Eight Bit Parallel Read or Write

An eight bit value can be read from Port A or B to the accumulator, or the accumulator value can be output to Port A or B. See Figs. 10.3 & 10.4 for the appropriate address locations. Input/output lines must be pre-defined for the required mode.

Port A Handshake Operations

To achieve eight bit data transfers with accompanying handshake via Port A, two lines (6 and 7) from Port B are allocated special functions and must be pre-defined by programme as follows:- bit 7-input, bit 6-output.

Additionally the INTR signal line is utilised.

Three modes of handshake function are available to be selected under programme control. Fig. 10.4 shows values to be written into the three higher order bits of the Mode Definition Register (see Fig. 10.1 for location) for the various modes.




Fig. 10.4 Mode Definition Register (MDR) Values and Operation Modes




Fig. 10.5 Handshake Interconnections and Function

INTR Signal

In order to inform the CPU of the state of the data transfer in handshake mode the RAM I/O generates the INTR SIGNAL: This signal will usually be connected to the CPU interrupt input SA.


The INTR signal is activated by writing a logic '1' into B7 and is inhibited by a logic '0'. Note that although B7 must be defined as an input, in handshake mode the B7 output latch remains available to perform this special function.

Strobed Input Mode

A peripheral circuit applies a byte of information to Port A and a low pulse to B7. The pulse causes the data to be latched into the RAM I/O Port A register, and B6 is made high as a signal to the peripheral indicating that the latch is now occupied. At the same time INTR (if enabled) goes high indicating 'data ready' to the CPU.

The CPU responds with a byte read from Port A. The RAM I/O recognises this, and removes INTR and the 'buffer full' signal on B6, informing the peripheral that the latch is available for new data.

Fig. 10.6 Signal Timing Relationship—Handshake I/P Mode



Strobed Output Mode

The CPU performs a byte write to Port A, and the RAM I/O generates a 'data ready' signal by making B6 low. The peripheral responds to 'data ready' by accepting the Port A data, and acknowledges by making B7 low. When B7 goes low the RAM I/O makes INTR high (if enabled) informing the CPU that the data transaction is complete.




Fig. 10.7 Signal Timing Relationship—Handshake O/P Mode

Strobed Output with Tri-State Control

This mode employs the same signalling and data sequence as does Output Mode above. However the difference lies in that Port A will, in this mode, normally be in Tri-state condition (i.e. no load on peripheral bus), and will only apply data to the bus when demanded by the peripheral by a low acknowledge signal to B7.

Applications for Handshake Mode

Handshake facilities afford the greatest advantages when the MK14 is interfaced to an external system which is independent to a greater or lesser degree. Another MK14 would be an example of a completely independent system.

In comparison the simple read or write, bit or byte, modes are useful when the inputs and outputs are direct connections with elements that are subservient to the MK14.

However whenever the external system is independently generating and processing data the basic 'data request', 'data ready', 'data acknowledge', sequence becomes valuable. The RAM I/O first of all relieves the MK14 software of the task of creating the handshake.

Secondly it is likely in this kind of situation that the MK14 and external system are operating asynchronously i.e. are not synchronised to a common time source or system protocol. This implies that when one element is ready for a data transfer, the other may be busy with some other task.

Here the buffering ability of the Port A latch eases these time constraints by holding data transmitted by one element until the other is ready to receive.

Therefore, for example, if the CPU, in the position of a receiver, is unable, due to the requirements of the controlling software, in the worst case, to pay attention for 2 milliseconds the transmitter would be allowed to send data once every millisecond.

Part 2

Monitor program listing	40
Mathematical	49
Multiply	
Divide	
Square Root	
Greatest Common Divisor	
Electronic	54
Pulse Delay	
Digital Alarm Clock	
Random Noise	
System	58
Single Step	
Decimal to Hex	
Relocator	
Serial data input*	
Serial data output*	
Games	68
Moon Landing	
Duck Shoot	
Mastermind	
Silver Dollar Game	
Music	79
Function Generator	
Music Box	
Organ	
Miscellaneous	84
Message	
Self-Replicating Program	
Reaction Timer	

Devised and written by:
David Johnson—Davies
except programmes marked thus *

Monitor program listing

SCMPKB

SC/MP ASSEMBLER REV—C 02/06/76
SCMPKB P005235A 7/14/76

TITLE SCMPKB, 'P005235A 7/14/76'

PROM#	ADDRESS	BOARD COORDINATE	BOARD#
460305235-001	0000	5A	9804879

0F00 RAM = 0F00
0D00 DISP = 0D00

; SEGMENT ASSIGNMENTS

0001 SA =
0002 SB =

0001 SA = 1
0002 SB = 2
0004 SC = 4
0008 SD = 8
0010 SE = 16
0020 SF = 32
0040 SG = 64

; 7 SEGMENT CONVERSION

003F N0 = SA+SB+SC+SD+SE+SF
0006 N1 = SB+SC
005B N2 = SA+SB+SD+SE+SG
004F N3 = SA+SB+SC+SD+SG
0066 N4 = SB+SC+SF+SG
006D N5 = SA+SC+SD+SF+SG
007D N6 = SA+SC+SD+SE+SF+SG
0007 N7 = SA+SB+SC
007F N8 = SA+SB+SC+SD+SE+SF+SG
0067 N9 = SA+SB+SC+SF+SG
0077 NA = SA+SB+SC+SE+SF+SG
007C NB = SC+SD+SE+SF+SG
0039 NC = SA+SD+SE+SF
005E ND = SB+SC+SD+SE+SG
0079 NE = SA+SD+SE+SF+SG
0071 NF = SA+SE+SF+SG
0040 DASH = SG
0079 KE = NE
0050 KR = SE+SG
005C KO = SC+SD+SE+SG

50 .PAGE 'HARDWARE FOR KEYBOARD'

53 ; FUNCTION DATA KYBFUNCTION

55 ; 0 080 0
56 ; 1 081 1
57 ; 2 082 2

58	:	3	083	3
59	:	4	084	4
60	:	5	085	5
61	:	6	086	6
62	:	7	087	7
63	:	8	040	8
64	:	9	041	9
65	:	A	010	+
66	:	B	011	-
67	:	C	012	MUL
68	:	D	013	DIV
69	:	E	016	SQUARE
70	:	F	017	SQRT
71	:	GO	022	%
72	:	MEM	023	=
73	:	ABORT	024	CE/C
74	:	TERM	027	
75	:			
76	:			
77	:			
78	:			
79	:	OFF9	P1H	= OFF9
80	:	OFFA	P1L	= OFFA
81	:	OFFB	P2H	= OFFB
82	:	OFFC	P2L	= OFFC
83	:	OFFD	A	= OFFD
84	:	OFFE	E	= OFFE
85	:	OFFF	S	= OFFF
87	:			COMMANDS
88	:			
89	:			
90	:	;ABORT:		THIS ABORTS THE PRESENT OPERATION. DISPLAYS—.
91	:			
92	:	;MEM:		
93	:			ALLOWS USER TO READ/MODIFY MEMORY.
94	:			ADDRESS IS ENTERED UNTIL TERM THEN DATA IS ENTERED.
95	:			TO WRITE DATA IN MEMORY TERM IS PUSHED.
96	:			DATA IS READ TO CHECK IF IT GOT WRITTEN IN RAM.
97	:			
98	:	;GO:		
99	:			ADDRESS IS ENTERED UNTIL TERM.
100	:			THE REGISTERS ARE LOADED FROM RAM AND PROGRAM
101	:			IS TRANSFERRED USING XPPC P3.
102	:			TO GET BACK DO A XPPC P3.
103	:			
104	:			.PAGE 'INITIALIZE'
105	:	0000	08	NOP
106	:	0001		INIT:
107	:	0001	901D	JMP START
108	:			
109	:			DEBUG EXIT
110	:			RESTORE ENVIRONMENT
111	:			
112	:	0003		GOOUT:
113	:	0003	C20E	LD ADH(2) ;GET GO ADDRESS.
114	:	0005	37	XPAH 3
115	:	0006	C20C	LD ADL(2)
116	:	0008	33	XPAL 3
117	:	0009	C7FF	LD @-1(3) ;FIX GO ADDRESS.
118	:	000B	C0F2	LD E ;RESTORE REGISTERS.
119	:	000D	01	XAE
120	:	000E	COEB	LD P1L
121	:	0010	31	XPAL 1
122	:	0011	COE7	LD P1H
123	:	0013	35	XPAH 1
124	:	0014	COE7	LD P2L
125	:	0016	32	XPAL 2
126	:	0017	COE3	LD P2H
127	:	0019	36	XPAH 2
128	:	001A	COE4	LD S

```

129 001C 07          CAS
130 001D C0DF       LD      A
131 001F 3F         XPPC  3
132                                     ;TO BET BACK.
133                                     ENTRY POINT FOR DEBUG
134
135 0020          START:
136 0020 C8DC       ST      A          ;SAVE STATUS.
137 0022 40        LDE
138 0023 C8DA       ST      E
139 0025 06        CSA
140 0026 C8D8       ST      S
141 0028 35        XPAH  1
142 0029 C8CF       ST      P1H
143 002B 31        XPAL  1
144 002C C8CD       ST      P1L
145 002E C40F       LDI     H(RAM)    ;SET P2 TO POINT TO RAM.
146 0030 36        XPAH  2
147 0031 C8C9       ST      P2H
148 0033 C400       LDI     L(RAM)
149 0035 32        XPAL  2
150 0036 C8C5       ST      P2L
151 0038 C701       LD      @1(3)    ;BUMP P3 FOR RETURN.
152 003A 33        XPAL  3          ;SAVEp3.
153 003B CA0C       ST      ADL(2)
154 003D 37        XPAH  3
155 003E CA0E       ST      ADH(2)

156                                     .PAGE
157
158
159                                     ;
160                                     ABORT SEQUENCE
161
162 0040          ABORT:
163 0042 CA02       LD      0
164 0044 CA03       ST      D3(2)
165 0046 CA08       ST      D4(2)
166 0048 C440       ST      D9(2)
167 004A CA00       LD      DASH          ;SET SEGMENTS TO—.
168 004C CA01       ST      DL(2)
169 004E CA04       ST      DH(2)
170 0050 CA05       ST      ADDLL(2)
171 0052 CA06       ST      ADLH(2)
172 0054 CA07       ST      ADHL(2)
173 0056                                     ST      ADHH(2)
174 0056 C401       JS      3,KYBD    ;DISPLAY AND READ KEYBOAF
175 0058 37C4       ;
176 005A 8433       ;
177 005C 3F         ;
178 005D 9002       JMP     WCK          ;COMMAND RETURN.
179 005F 90DF       JMP     ABORT        ;RETURN FOR NUMBER.
180
181
182 0061          WCK:
183 0061 E407       XRI     07          ;CHECK IF MEM.
184 0063 9856       JZ      MEM
185 0065 E401       XRI     01          ;CHECK IF GO.
186 0067 9CD7       JNZ     ABORT

187                                     .PAGE 'GO TO'
188
189                                     ;
190                                     GO WAS PUSHED
191                                     ;
192                                     GO TO USER PROGRAM
193
194 0069          GO:
195 0069 C4FF       LD      -1          ;SET FIRST FLAG.
196 006B CA0F       ST      DDTA(2)
197 006D C440       LD      DASH          ;SET DATA TO DASH.
198 006F CA00       ST      DL(2)
199 0071 CA01       ST      DH(2)
200
201 0073          GOL:
202 0073 C459       LD      L(DISPA)-1 ;FIX ADDRESS SEG.

```

```

195 0075 33          XPAL 3
196 0076 3F          XPPC 3          ;DO DISPLAY AND KEYBRD.
197 0077 9006        JMP  GOCK          ;COMMAND RETURN.
198 0079 C41A        LDI  L(ADR)-1     ;SET ADDRESS.
199 007B 33          XPAL 3
200 007C 3F          XPPC 3
201 007D 90F4        JMP  GOL          ;NOT DONE.
202 007F          GOCK:
203 007F E403        XRI  03          ;CHECK FOR TERM.
204 0081 9880        JZ   GOOUT       ;ERROR IF NO TERM.
205
206
207          ;
208          ;          INCORRECT SEQUENCE
209          ;          DISPLAY ERROR WAIT FOR NEW INPUT
210
211 0083          ERROR:
212 0083 C479        LDI  KE          ;FILL WITH ERROR.
213 0085 CA07        ST   ADHH(2)
214 0087 C450        LDI  KR
215 0089 CA06        ST   ADHL(2)
216 008B CA05        ST   ADLH(2)
217 008D CA03        ST   D4(2)
218 008F C45C        LDI  KO
219 0091 CA04        ST   ADLL(2)
220 0093 C400        LDI  0
221 0095 CA02        ST   D3(2)
222 0097 CA01        ST   DH(2)
223 0099 CA00        ST   DL(2)
224 009B 90B9        JMP  WAIT

225          .PAGE 'MEMORY TRANSACTIONS'
226
227 009D          DTACK:
228 009D C211        LD   NEXT(2)     ;CHECK IF DATA FIELD.
229 009F 9C36        JNZ  DATA       ;ADDRESS DONE.
230
231
232 00A1          MEMDN:
233 00A1 C20E        LD   ADH(2)      ;PUT WORD IN MEM.
234 00A3 35          XPAH 1
235 00A4 C20C        LD   ADL(2)
236 00A6 31          XPAL 1
237 00A7 C20D        LD   WORD(2)
238 00A9 C900        ST   (1)
239 00AB 900E        JMP  MEM

240
241 00AD          MEMCK:
242 00AD E406        XRI  06          ;CHECK FOR GO.
243 00AF 98D2        JZ   ERROR       ;CAN NOT GO NOW.
244 00B1 E405        XRI  05          ;CHECK FOR TERM.
245 00B3 98E8        JZ   DTACK       ;CHECK IF DONE.
246 00B5 AA0C        ILD  ADL(2)      ;UPDATE ADDRESS LOW.
247 00B7 9C02        JNZ  MEM         ;CHECK IF UPDATE HI.
248 00B9 AA0E        ILD  ADH(2)
249
250          ;          MEM KEY PUSHED
251 00BB          MEM:
252 00BB C4FF        LDI  -1          ;SET FIRST FLAG.
253 00BD CA11        ST   NEXT(2)     ;SET FLAG FOR ADDRESS NOW.
254 00BF CA0F        ST   DDTA(2)
255 00C1          MEML:
256 00C1 C20E        LD   ADH(2)
257 00C3 35          XPAH 1          ;SET P1 FOR MEM ADDRESS.
258 00C4 C20C        LD   ADL(2)
259 00C6 31          XPAL 1
260 00C7 C100        LD   (1)
261 00C9 CA0D        ST   WORD(2)     ;SAVE MEM DATA.
262 00CB C43F        LDI  L(DISP)-1   ;FIX DATA SEG.
263 00CD 33          XPAL 3
264 00CE 3F          XPPC 3          ;GO TO DISPD SET SEG FOR DATA.

```

```

265 00CF 90DC      JMP  MEMCK  ;COMMAND RETURN.
266 00D1 C41A      LDI  L(ADR)-1 ;MAKE ADDRESS.
267 00D3 33        XPAL 3
268 00D4 3F        XPPC 3
269 00D5 90EA      JMP  MEML   ;GET NEXT CHAR.
270 00D7           DATA:
271 00D7 C4FF      LDI  -1     ;SET FIRST FLAG.
272 00D9 CA0F      ST   DDTA(2)
273 00DB C20E      LD   ADH(2) ;SET P1 TO MEMORY ADDRESS.
274 00DD 35        XPAH 1     275
275 00DE C20C      LD   ADL(2)
276 00E0 31        XPAL 1
277 00E1 C100      LD   (1)   ;READ DATA WORD.
278 00E3 CA0D      ST   WORD(2) ;SAVE FOR DISPLAY.

279              .PAGE
280 00EE5         DATAL:
281 00E5 C43F      LDI  L(DISP)-1 ;FIX DATA SEG.
282 00E7 33        XPAL 3
283 00E8 3F        XPPC 3     ;FIX DATA SEG-GO TO DISPD.
284 00E9 90C2      JMP  MEMCK  ;CHAR RETURN.
285 00EB C404      LDI  4     ;SET COUNTER FOR NUMBER OF SHIFTS.
286 00ED CA09      ST   CNT(2)
287 00EF AA0F      ILD  DDTA(2) ;CHECK IF FIRST.
288 00F1 9C06      JNZ  DNFST
289 00F3 C400      LDI  0     ;ZERO WORD IF FIRST.
290 00F5 Ca0D      ST   WORD(2)
291 00F7 CA11      ST   NEXT(2) ;SET FLAG FOR ADDRESS DONE.
292 00F9         DNFST:
293 00F9 02        CCL
294 00FA C20D      LD   WORD(2) ;SHIFT LEFT.
295 00FC F20D      ADD  WORD(2)
296 00FE CA0D      ST   WORD(2)
297 0100 BA09      DLD  CNT(2) ;CHECK FOR 4 SHIFTS.
298 0102 9CF5      JNZ  DNFST
299 0104 C20D      LD   WORD(2) ;ADD NEW DATA.
300 0106 58        LD   WORD(2) ;ADD NEW DATA.
301 0107 660D      ORE
302 0109 90DA      ST   WORD(2)
303 0109 90DA      JMP  DATAL
302 0109 96DA      JMP  DATAL

303              .PAGE 'HEX NUMBBER TO SEGMENT TABLE'
305
306              ; 'HEX NUMBER TO SEVEN SEGMENT TABLE'
307
308
309 010B         CROM:
310 010B 3F        .BYTE N0
311 010C 06        .BYTE N1
312 010D 5B        .BYTE N2
313 010E 4F        .BYTE N3
314 010F 66        .BYTE N4
315 0110 6D        .BYTE N5
316 0111 7D        .BYTE N6
317 0112

316 0111 7A        .BYTE N6
317 0112 07        .BYTE N7
318 0113 7F        .BYTE N8
319 0114 67        .BYTE N9
320 0115 77        .BYTE NA
321 0116 7C        .BYTE NB
322 0117 39        .BYTE NC
323 0118 5E        .BYTE ND
324 0119 79        .BYTE NE
325 011A 71        .BYTE NF

326              .PAGE 'MAKE 4 DIGIT ADDRESS'
327 011B         ADR:

```

```

328
329
330 ; SHIFT ADDRESS LEFT ONE DIGIT THEN
331 ;
332 ;
333 ;
334
330 ; SHIFT ADDRESS LEFT ONE DIGIT THEN
331 ; ADD NEW LOW HEX DIGIT.
332 ; HEX DIGIT IN E REGISTER.
333 ; P2 POINTS TO RAM.
334
335 011B C404 LDI 4 ;SET NUMBER OF SHIFTS.
336 011D CA09 ST CNT(2)
337 011F AA0F ILD DDTA(2) ;CHECK IF FIRST.
338 0121 9C06 JNZ NOTFST ;JMP IF NO.
339 0123 C400 LDI 0 ;ZERO ADDRESS.
340 0125 CA0E ST ADH(2)
341 0127 CA0C ST ADL(2)
342 0129 NOTFST:
343 0129 02 CCL ;CLEAR LINK.
344 012A C20C LD ADL(2) ;SHIFT ADDRESS LEFT 4 TIMES.
345 012C F20C ADD ADL(2)
346 012E CA0C ST ADL(2) ;SAVE IT.
347 0130 C20E LD ADH(2) ;NOW SHIFT HIGH.
348 0132 F20E ADD ADH(2)
349 0134 CA0E ST ADH(2)
350 0136 BA09 DLD CNT(2) ;CHECK IF SHIFTED 4 TIMES.
351 0138 9CEF JNZ NOTFST ;JMP IF NOT DONE.
352 013A C20C LD ADL(2) ;NOW ADD NEW NUMBER.
353 013C 58 ORE
354 013D CA0C ST ADL(2) ;NUMBER IS NOW UP DATED.
355 013F 3F XPPC 3
356
357 .PAGE 'DATA TO SEGMENTS'
358
359
360
361 ; CONVERT HEX DATA TO SEGMENTS.
362 ; P2 POINTS TO RAM.
363 ; DROPS THRU TO HEX ADDRESS CONVERSION.
364
365
366 0140 DISPD:
367 0140 C401 LDI H(CROM) ;SET ADDRESS OF TABLE.
368 0142 35 XPAH 1
369 0143 C40B LDI L(CROM)
370 0145 31 XPAL 1
371 0146 C20D ld word62) ;GET MEMORY WORD.
372 0148 D40F ANI 0F
373 014A 01 XAE
374 014B C180 LD -128(1) ;GET SEGMENT DISP.
375 014D CA00 ST DL(2) ;SAVE AT DATA LOW.
376 014F C20D LD WORD(2) ;FIX HI.
377 0151 1C SR ;SHIFT HI TO LOW.
378 0152 1C SR
379 0153 1C SR
380 0154 1C SR
381 0155 01 XAE
382 0156 C180 LD -128(1) ;GET SEGMENTS.
383 0158 CA01 ST DH(2) ;SAVE IN DATA HI.
384
385
386
387 .PAGE ADDRESS TO SEGMENTS
388
389
390
391 ; CONVERT HEX ADDRESS TO SEGMENTS.
392 ; P2 POINTS TO RAM.

```

```

393 ; DROPS THRU TO KEYBOARD AND DISPLAY.
394
395
396 015A DISPA: SCL
397 015A 03 LDI H(CROM) ;SET ADDRESS OF TABLE.
398 015B C401 XPAH 1
399 015D 35 LDI L(CROM)
400 015E C40B XPAL 1
401 0160 31
402 0161 LOOPD: LD ADL(2) ;GET ADDRESS.
403 0161 C20C ANI OF
404 0163 D40F XAE
405 0165 01 LD ;GET SEGMENTS.
406 0166 C180 ST ADLL(2) ;SAVE SEG OF ADDR LL.
407 0168 CA04 LD ADL(2)
408 016A C20C SR ;SHIFT HI DIGIT TO LOW.
409 016C 1C SR
410 016D ...c SR
411 016E 1C SR
412 016F 1 SR
413 0170 01 XAE
414 0171 C180 LD -128(1) ;GET SEGMENTS.
415 0173 CA05 ST ADLH(2)
416 0175 06 CSA ;CHECK IF DONE.
417 0176 D480 ANI 080
418 0178 9809 JZ DONE
419 017A 02 CCL ;CLEAR FLAG.
420 017B C400 LDI 0
421 017D CA03 ST D4(2) ;ZERO DIGIT 4.
422 017F C602 LD @2(2) ;FIX P2 FOR NEXT LOOP.
423 0181 90DE JMP LOOPD
424 0183 DONE:
425 0183 C6FE LD @-2(2) ;FIX P2.
426
427

428 ;PAGE 'DISPLAY AND KEYBOARD INPUT'
429
430 ; CALL XPPC 3
431
432 ; JMP COMMAND IN A GO = 6, MEM = 7, TERM = 3
433 ; IN E GO = 22, MEM = 23, TERM = 27.
434 ; NUMBER RETURN HEX NUMBER IN E REG.
435
436 ; ABORT KEY GOES TO ABORT.
437 ; ALL REGISTERS ARE USED.
438
439 ; P2 MUST POINT TO RAM. ADDRESS MUST BE XXX0.
440
441 ;
442 ; TO RE-EXECUTE ROUTINE DO XPPC P3.
443
444
445 0185 KYBD:
446 0185 C400 LDI 0 ;ZERO CHAR.
447 0187 CA0B ST CHAR(2)
448 0189 C40D LDI H(DISP) ;SET DISPLAY ADDRESS.
449 018B 35 XPAH 1
450 018C OFF:
451 018C C4FF LDI -1 ;SET ROW/DIGIT ADDRESS.
452 018E CA10 ST ROW(2) ;SAVE ROW COUNTER.
453 0190 C40A LDI 10 ;SET ROW COUNT.
454 0192 CA09 ST CNT(2)
455 0194 C400 LDI 0
456 0196 CA0A ST PUSHED(2) ;ZERO KEYBOARD INPUT.
457 0198 31 XPAL 1 ;SET DISP ADDRESS LOW.
458 0199 LOOP:
459 0199 AA10 ILD ROW(2) ;UP DATE ROW ADDRESS.
460 019B 01 XAE
461 019C C280 LD -128(2) ;GET SEGMENT.
462 019E C980 ST -128(1) ;SEND IT.
463 01A0 8F00 DLY 0 ;DELAY FOR DISPLAY.

```

```

464 01A2 C180 LD -128(1) ;GET KEYBOARD INPUT.
465 01A4 E4FF XRI OFF ;CHECK IF PUSHED.
466 01A6 9C4C JNZ KEY ;JUMP IF PUSHED.
467 01A8
468 01A8 BA09 BACK: DLD CNT(2) ;CHECK IF DONE.
469 01AA 9CED JNZ LOOP ;NO IF JUMP.
470 01AC C20A LD PUSHED(2);CHECK IF KEY.
471 01AE 980A JZ CKMORE
472 01B0 C20B LD CHAR(2) ;WAS THERE A CHAR?
473 01B2 9CD8 JNZ OFF ;YES WAIT FOR RELEASE.
474 01B4 C20A LD PUSHED(2);NO SET CHAR.
475 01B6 CA0B ST CHAR(2)
476 01B8 90D2 JMP OFF
477 01BA
478 01BA C20B CKMORE: LD CHAR(2) ;CHECK IF THERE WAS A CHAR.
479 01BC 98CE JZ OFF ;NO KEEP LOOKING.

480 .PAGE
481
482 ; COMMAND KEY PROCESSING
483
484 01BE COMMAND:
485 01BE 01 XAE ;SAVE CHAR.
486 01BF 40 LDE ;GET CHAR.
487 01C0 D420 ANI 020 ;CHECK FOR COMMAND.
488 01C2 9C28 JNZ CMND ;JUMP IF COMMAND.
489 01C4 C480 LDI 080 ;FIND NUMBER.
490 01C6 508F ANE
491 01C7 9C1B JNZ LT7 ;0 TO 7.
492 01C9 C440 LDI 040
493 01CB 50 ANE
494 01CC 9C19 JNZ N89 ;8 OR 9.
495 01CE C40F LDI OF
496 01D0 50 ANE
497 01D1 F407 ADI 7 ;MAKE OFF SET TO TABLE.
498 01D3 01 XAE ;PUT OFF SET AWAY.
499 01D4 C080 LD -128(0) ;GET NUMBER.
500 01D6 KEYRTN:
501 01D6 01 XAE ;SAVE IN E.
502 01D7 C702 LD @2(3) ;FIX RETURN.
503 01D9 3F XPPC 3 ;RETURN.
504 01DA 90A9 JMP KYBD ;ALLOWS XPPC P3 TO RETURN.
505
506 01DC 0A0B .BYTE 0A,0B,0C,0D,0,0E,0F
01DE 0C0D
01E0 0000
01E2 0E0F
507 01E4 LT7:
508 01E4 60 XRE ;KEEP LOW DIGIT.
509 01E5 90EF JMP KEYRTN
510 01E7 N89:
511 01E7 60 XRE ;GET LOW.
512 01E8 F408 ADI 08 ;MAKE DIGIT 8 OR 9.
513 01EA 90EA JMP KEYRTN

514 .PAGE
515 01EC CMND:
516 01EC 60 XRE
517 01ED E404 XRI 04 ;CHECK IF ABORT.
518 01EF 9808 JZ ABRT ;ABORT.
519 01F1 3F XPPC 3 ;IN E 23 = MEM, 22 = GO, 27 = TERM
520 ;IN A 7 = MEM, 6 = GO, 3 = TERM.
521 01F2 9091 JMP KYBD ;ALLOWS JUST A XPPC P3 TO
522 ;RETURN.
523
524 01F4 KEY:
525 01F4 58 ORE ;MAKE CHAR.
526 01F5 CA0A ST PUSHED(2) ;SAVE CHAR.
527 01F7 90AF JMP BACK
528
529 01F9 ABRT:

```



```

530 01F9 C400      LDI      H(ABORT)
531 01FB 37        XPAH    3
532 01FC C43F      LDI      L(ABORT)-1
533 01FE 33        XPAL    3
534 01FF 3F        XPPC    3          ;GO TO ABORT

```

```

535                .PAGE      'RAM      SEOFF-
536
537
538      0000 DL      =      0          ;SEGMENT FOR DIGIT 1
539      0001 DH      =      1          ;SEGMENT FOR DIGIT 2
540      0002 D3      =      2          ;SEGMENT FOR DIGIT 3
541      0003 D4      =      3          ;SEGMENT FOR DIGIT 4
542      0004 ADLL    =      4          ;SEGMENT FOR DIGIT 5
543      0005 ADLH    =      5          ;SEGMENT FOR DIGIT 6
544      0006 ADHL    =      6          ;SEGMENT FOR DIGIT 7
545      0007 ADHH    =      7          ;SEGMENT FOR DIGIT 8
546      0008 D9      =      8          ;SEGMENT FOR DIGIT 9
547      0009 CNT     =      9          ;COUNTER.
548      000A PUSHED  =      10         ;KEY PUSHED.
549      000B GHAR    11
550
551      000C ADL      =      12         ;CHAR READ.
552      000D WORD     =      13         ;MEMORY ADDRESS LOW.
553      000E ADH      =      14         ;MEMORY WORD.
554      000F =        =      15         ;MEMORY ADDRESS HI.
555      0010 ROW     =      16         ;FIRST FLAG.
556      0011 NEXT    =      17         ;ROW COUNTER.
557
558      0000          .END

```

***** 0 ERRORS IN ASSEMBLY *****

```

A      ABORT  ABRT  ADH  ADHH  ADHL  ADL  ADLH  ADLL  ADR
OFFD  0040  01F9  000E  0007  0006  000C  0005  0004  011B

BACK  CHAR  CKMORE CMND  CNT  COMMANCROM  D3  D4  D9
01A8  000B  01BA  01EC  0009  01BE  010B  0002  0003  0008

DASH  DATA  DATAL  DDTA  DH  DISP  DISPA  DISPD  DL  DNFST
0040  00D7  00E5  000F  0001  0D00  015A  0140  0000  00F9

DONE  DTACK  E  ERROR  GO  GOCK  GOL  GOOUT  INIT  KE
0183  009D  00FE  0083  0069  007F  0073  0003  0001  0079

KEY  KEYRTN  KO  KR  KYBD  LOOP  LOOPD  LT7  MEM  MEMCK
01F4  01D6  005C  0050  0185  0199  0161  01E4  00BB  00AD

MEMDN  MEML  NO  N1  N2  N3  N4  N5  N6  N7
00A1  00C1  003F  0006  005B  004F  0066  006D  007D  0007

N8  N89  N9  NA  NB  NC  NC  NE  NEXT  NF
007F  01E7  0067  0077  007C  0039  005E  0079  0011  0071

NOTFST OFF  P1H  P1L  P2H  P2L  PUSHED RAM  ROW  S
0129  018C  00F9  00FA  00FB  00FC  000A  0F00  0010  00FF

SA  SB  SC  SD  SE  SF  SG  START  WAIT  WCK
0001  0002  0004  0008  0010  0020  0040  0020  0056  0061

WORD
000D

A799  08AB

```

Mathematical

The mathematical subroutines all take their arguments relative to the pointer register P2. Pointer P3 is the subroutine calling register. All of these routines may be repeated without reloading P3 after the first call.

'Multiply' gives the 16-bit unsigned product of two 8-bit unsigned numbers.

e.g. A = X'FF (255)
 B = X'FF (255)
 RESULT = X'FE01 (65025).

'Divide' gives the 16-bit unsigned quotient and 8-bit remainder of a 16-bit unsigned dividend divided by an 8-bit unsigned divisor.

e.g. DIVISOR = X'05 (5)
 DIVISOR = X'5768 (22376)
 QUOTIENT = X'117B (4475)
 REMAINDER = X'01 (1).

'Square Root' gives the 8-bit integer part of the square root of a 16-bit unsigned number. It uses the relation:

$$(n + 1)^2 - n^2 = 2n + 1,$$

and subtracts as many successive values of $2n + 1$ as possible from the number, thus obtaining n .

e.g. NUMBER = X'D5F6 (54774)
 ROOT = X'EA (234).

'Greatest Common Divisor' uses Euclid's algorithm to find the GCD of two 16-bit unsigned numbers; i.e. the largest number which will exactly divide them both. If they are coprime the result is 1.

e.g. A = X'FFCE (65486 = 478 × 137)
 B = X'59C5 (23701 = 173 × 137)
 GCD = X'89 (137).

Multiply

; Multiplies two unsigned 8-bit numbers

; (Relocatable)

;

; Stack usage:

	REL:	ENTRY:	USE:	RETURN:
	-1		Temp	
;(P2)->	0	A	A	A
;	1	B	B	B
;	2		Result (H)	Result (H)
;	3		Result (L)	Result (L)

0000	A	=	0
0001	B	=	1
FFFF	Temp	=	-1
0002	RH	=	2
0003	RL	=	3

;

```

0000                . = OF50
OF50  C408  Mult:   LDI      8
OF52  CAFF                ST      Temp(2)
OF54  C400                LDI      0
OF56  CA02                ST      RH(2)
OF58  CA03                ST      RL(2)
OF5A  C201  Nbit:   LD      B(2)
OF5C  02                CCL
OF5D  1E                RR
OF5E  CA01                ST      B(2)
OF60  9413                JP      Clear
OF62  C202                LD      RH(2)
OF64  F200                ADD     A(2)
OF66  IF      Shift: RRL
OF67  CA02                ST      RH(2)
OF69  C203                LD      RL(2)
OF6B  IF      RRL
OF6C  CA03                ST      RL(2)
OF6E  BAFF                DLD    Temp(2)
OF70  9CE8                JNZ    Nbit
OF72  3F      XPPC      3
OF73  90DB                JMP    Mult
OF75  C202  Clear:   LD      RH(2)
OF77  90ED                JMP    Shift
;
0000                .END

```

Divide

```

; Divides an unsigned 16-bit number by
; an unsigned 8-bit number giving
; 16-bit quotient and 8-bit remainder.
; (Relocatable)
;
;
; Stack usage:
; REL:      ENTRY:  USE:      RETURN:
;          -1      Quotient(H)
; ;(P2)->  0      Divisor      Quotient(H)
;          +1      Dividend(H)   Quotient(L)
;          +2      Dividend(L)   Remainder
;
;
; Quot = -1
; DSOR = 0
; DNDH = 1
; DN DL = 2
;

```

```

FFFF  Quot = -1
0000  DSOR = 0
0001  DNDH = 1
0002  DN DL = 2
;
0000                . = OF80
OF80  C200  Div:   LD      DSOR(2)
OF82  01                XAE
OF83  C400                LDI      0
OF85  CA00                ST      DSOR(2) ;Now Quotient(H)

```

OF87	CAFF		ST	Quot(2) ;Quotient(L)
OF89	C201	Subh:	LD	DNDH(2)
OF8B	03		SCL	
OF8C	78		CAE	
OF8D	CA01		ST	DNDH(2)
OF8F	1D		SRL	
OF90	9404		JP	Stoph
OF92	AA00		ILD	DSOR(2)
OF94	90F3		JMP	Subh
OF96	C201	Stoph:	LD	DNDH(2)
OF98	70		ADE	;Carry is clear
OF99	CA01		ST	DNDH(2) ;Undo damage
OF9B	C202	Subl:	LD	DNDL(2)
OF9D	03		CCL	
OF9E	78		CAE	
OFA0	CA02		ST	DNDL(2)
OFA2	C201		LD	DNDH(2)
OFA4	FC00		CAI	0
OFA6	CA01		ST	DNDH(2)
OFA8	1D		SRL	
OFA9	9404		JP	Stopl
OFAB	AAFF		ILD	Quot(2)
OFAD	90ED		JMP	Subl
OFAF	C202	Stopl:	LD	DNDL(2)
OFB1	70		ADE	
OFB2	CA02		ST	DNDL(2) ;Remainder
OFB4	C2FF		LD	Quot(2)
OFB6	CA01		ST	DNDH(2)
OFB8	3F		XPPC	3 ;Return
OFB9	90C6		JMP	Div
	0000		.END	

Square Root

; Gives square root of 16-bit unsigned number
; Integer part only. (Relocatable).

; Stack usage:

	REL:	ENTRY:	USE:	RETURN:
	-1		Temp	
;(P2)->	0	Number(H)		Root(H)
	+1	Number(L)		Root(L)

	0000	HI	=	0
	0001	LO	=	1
	FFFF	Temp	=	-1
	0000		=	OF20
OF20	C400	SQRT:	LDI	X'00
OF22	CAFF		ST	Temp(2)

```

OF24 03      Loop:   SCL
OF25 BAFF    DLD      Temp(2)
OF27 F2FF    ADD      Temp(2)
OF29 01      XAE
OF2A C4FE    LDI      X'FE
OF2C F400    ADI      X'00
OF2E 01      XAE
OF2F F201    ADD      LO(2)
OF31 CA01    ST       LO(2)
OF33 40      LDE
OF34 F200    ADD      HI(2)
OF36 CA00    ST       HI(2)
OF38 ID      SRL
OF39 9402    JP       EXIT
OF3B 90E7    JMP      LOOP
OF3D C400    Exit:   LDI      X'00
OF3F CA00    ST       HI(2)
OF41 FAFF    CAD      Temp(2)
OF43 CA01    ST       LO(2)
OF45 3F      XPPC    3      ;Return
OF46 90DB    JMP      SQRT   ;For Repeat

OF48      ;      . = OFFB

OFFB 0F80    ;      .DBYTE 0F80 ;P2-> Number

      0000    .END

```

Greatest Common Divisor

```

; Finds Greatest Common Divisor of two
; 16-bit unsigned numbers
; uses Euclid's Algorithm. (Relocatable).
;
;
; Stack usage:
;
; REL:      ENTRY:  USE:      RETURN:
;(P2)->  0      A(H)    A(H)    0
;         1      A(L)    A(L)    0
;         2      B(H)    B(H)    GCD(H)
;         3      B(L)    B(L)    GCD(L)
;
;
0000 AH      =      0
0001 AL      =      1
0002 BH      =      2
0003 BL      =      3
;
;
0000      . = OF20

```

```

0000      . = OF20
OF20 03      GCD:  SCL
OF21 C203    LD       BL(2)
OF23 FA01    CAD      AL(2)
OF25 CA03    ST       BL(2)
OF27 01      XAE

```

OF 28	C202		LD	BH(2)	
OF 2A	FA00		CAD	AH(2)	
OF 2C	CA02		ST	BH(2)	
OF 2E	1D		SRL		; Put carry in top bit
OF 2F	9402		JP	Swap	
OF 31	90ED		JMP	GCD	;Subtract again
OF 33	02	Swap:	CCL		
OF 34	C201		LD	AL(2)	
OF 36	01		XAE		
OF 37	70		ADE		
OF 38	CA01		ST	AL(2)	
OF 3A	40		LDE		
OF 3B	CA03		ST	BL(2)	
OF 3D	C200		LD	AH(2)	
OF 3F	01		XAE		
OF 40	C202		LD	BH(2)	
OF 42	70		ADE		
OF 43	CA00		ST	AH(2)	
OF 45	01		XAE		
OF 46	CA02		ST	BH(2)	
OF 48	40		LDE		;Get new AH(2)
OF 49	DA01		OR	AL(2)	;OR with new AL(2)
OF 4B	9CD3		JNZ	GCD	;Not finished yet
OF 4D	3F		XPPC	3	;Return
OF 4E	90D0		JMP	GCD	;For repeat run
	0000		.END		

Electronic

'Pulse Delay' uses a block of memory locations as a long shift-register, shifting bits in at the serial input SIN and out from the serial output SOUT. By varying the delay constants the input waveform can be delayed by up to several seconds, though for a fixed block of memory the resolution of the delay chain obviously decreases with increased delay.

With the program as shown the shift-register uses the 128 locations OF80 to OFFF, thus providing a delay of 1024 bits.

The 'Digital Alarm Clock' gives a continuously changing display of the time in hours, minutes and seconds. In addition, when the alarm time stored in memory tallies with the actual time the flag outputs are taken high. The time can be set in locations OF16, OF17, and OF18, and the alarm time is stored in locations OF12, OF13, and OF14.

The program depends for its timing on the execution time of the main loop of the program, which is executed 80 times a second, so this is padded out to exactly 1/80th of a second with a delay instruction. The delay constants at OF7F and OF81 should be adjusted to give the correct timing.

'Random Noise' generates a pseudo-random sequence of $2^{15}-1$ or 65535 bits at the flag outputs. If one flag output is connected to an amplifier the sequence sounds like random noise. Alternatively, by converting the program to a subroutine to return one bit it could be used to generate random coin-tosses for games and simulations. Note that the locations OF1E and OF1F must not contain 00 for the sequence to start.

Pulse Delay

; Pulse delayed by 1024 bit-times.
; (Relocatable). Uses serial in/out.

```

0000      . = OF1F
OF1F      Bits:      . = . + 1      ;bit counter
;
Enter:    LDI        H(Scrat)
          XPAH      1
          LDIL      (Scrat)
Next:     XPAL      1
          LDI        8
          ST         Bits
          LD         (1)      ;Get old byte
          XAE       ;Exchange
          ST         @ + 1(1) ;Put back new byte
Output:   SIO       ;Serial I/O
          LDI        TC1
          DLY       TC2      ;Delay bits
          DLD       Bits
          JNZ       Output
OF38      XPAL      1      ;P1 = 0D00 Yet?
OF20      C40F
OF22      35
OF23      C480
OF25      31
OF26      C408
OF28      C8F6
OF2A      C100
OF2C      01
OF2D      CD01
OF2F      19
OF30      C400
OF32      8F04
OF34      B8 EA
OF36      9CF7
OF38      31
    
```

```

OF39 9CEA      JNZ      Next
OF3B 90E3      JMP      Enter
      ;
      0000 TC1      =      0      ;Bit-time
      0004 TC2      =      4      ;Delay constants
      ;
OF80 Scrat     =      OF80    ;Start of scratch area
0000 .END

```

Digital Alarm Clock

;Outputs are held on when alarm
;time = Actual time, i.e. for one sec.

```

      010B Crom      =      010B    ;Segment table
      0D00 Disp     =      0D00    ;Display address
      0F00 Ram      =      0F00
      0F10 Row      =      Ram + 010
      ;
      . = OF12
OF12      . = . + 1      ;Alarm time:hours
OF13      . = . + 1      ;Minutes
OF14      . = . + 1      ;Seconds
OF15      . = . + 1      ;Not used
OF16      Time:      . = . + 4    ;Actual time
OF1A 76      .BYTE      076      ;Excess: Hours
OF1B 40      .BYTE      040      ;Minutes
OF1C 40      .BYTE      040      ;seconds
OF1D 20      Speed:    .BYTE      020    ;Speed
OF1E      . = OF20
OF20 C401    Clock:    LDI      H(Crom)
OF22 37      XPAH      3
OF23 C40B    LDI      L(Crom)
OF25 33      XPAL      3
OF26 C40D    New:      LDI      H(Disp)
OF28 36      XPAH      2
OF29 C40D    LDI      L (Disp) + OD
OF2B 32      XPAL      2
OF2C C40F    LDI      H(Time)
OF2E 35      XPAH      1
OF2F C41A    LDI      L(Time) + 4
OF31 31      XPAL      1
OF32 03      SCL
OF33 C405    LDI      5      ;Loop count
OF35 C8DA    ST      Row
OF37 C5FF    Again:    LD      @ - 1(1)
OF39 EC00    DAI      0
OF3B C900    ST      (1)
OF3D E904    DAD      + 4(1)
OF3F 9804    JZ      Cs
OF41 9802    JZ      Cs      ;Equalize paths
OF43 9002    JMP      Cont
OF45 C900    Cs:      ST      (1)

```


OF 47	C100	Cont:	LD	(1)	
OF 49	D40F		ANI	OF	
OF 4B	01		XAE		
OF 4C	C380		LD	-128(3)	;Get segments
OF 4E	CE01		ST	@ + 1(2)	;Write to display
OF 50	C440		LDI	040	
OF 52	8F00		DLY	00	;Equalize display
OF 54	C100		LD	(1)	
OF 56	1C		SR		
OF 57	1C		SR		
OF 58	1C		SR		
OF 59	1C		SR		
OF 5A	01		XAE		
OF 5B	C380		LD	-128(3)	
OF 5D	CE02		ST	@ + 2(2)	;Leave a gap
OF 5F	B8B0		DLD	Row	
OF 61	9CD4		JNZ	Again	
OF 63	C403		LDI	3	
OF 65	C8AA		ST	Row	;Digit count
OF 67	C400		LDI	0	
OF 69	01		XAE		
OF 6A	C5FF	Loop:	LD	@ - 1(1)	
OF 6C	E104		XOR	+ 4(1)	;Same time?
OF 6E	58		ORE		
OF 6F	01		XAE		
OF 70	B89F		DLD	Row	
OF 72	9CF6		JNZ	Loop	
OF 74	01		XAE		
OF 75	9803		JZ	Alarm	;Times tally
OF 77	40		LDE		
OF 78	9003		JMP	Contin	
OF 7A	C407	Alarm:	LDI	07	;All flags on
OF 7C	08		NOP		;Pad out path
OF 7D	07	Contin:	CAS		;Output to flags
OF 7E	C4FD		LDI	OFD	;Pad out loop to
OF 80	8F06		DLY	06	;1/(100-speed) secs.
OF 82	90A2		JMP	New	
	0000		.END		

Random Noise

; Relocatable
; Generates sequence 2115 bits long
;

OF 1E		Line:	. = OF1E	
			. = + 1	;For random number
				;Must not be zero
OF 20	COFD	Noise:	LD	Line
OF 22	1F		RRL	
OF 23	C8FA		ST	Line
OF 25	COF9		LD	Line + 1

OF 27	1F	RRL		
OF 28	C8F6	ST	Line + 1	
OF 2A	02	CCL		;Ex-or of bits 1 and 2
OF 2B	F402	ADI	02	;In bit 3
OF 2D	1E	RR		;Rotate bit 3 to
OF 2E	1E	RR		;Bit 7
OF 2F	1E	RR		
OF 30	D487	ANI	087	;Put it in carry and
OF 32	07	CAS		;Update flags
OF 33	90EB	JMP	Noise	
	0000	.END		

System

'Single Step', or SS, add the facility of being able to step through a program being debugged, executing it an instruction at a time, the next address and op-code being displayed after each step. SS is set up by storing the start address of the user program at OFF7 and OFF8. Then 'GO'ing to SS will cause the user program's start address and first instruction to be displayed.

Pressing 'MEM' then executes that instruction and displays the next one. Thus one can step through checking that jumps lead to the correct address and that the expected flow of control is achieved. If, in between steps, 'ABORT' is pressed, control is returned to the monitor and the contents of the registers from that point in the execution of the user program may be examined in memory where they are stored between steps:

OFF7	PCH	} Program Counter
OFF8	PCL	
OFF9	P1H	} Pointer 1
OFFA	P1L	
OFFB	P2H	} Pointer 2
OFFC	P2L	
OFFD	A	Accumulator
OFFE	E	Extension Register
OFFF	S	Status Register

'GO'ing to the start of SS again will take up execution where it was left off. The values of the registers are taken from these locations so it is possible to alter them between steps.

The additional circuitry needed to implement the single step facility is shown in Fig. 1. A CMOS counter, clocked by the NADS signal from SC/MP, is reset from the SS program by a pulse at FLAG-O. After 8 NADS pulses it puts SENSE—A high; this will be the instruction fetch of the next instruction in the user's program, and an interrupt will be caused after that instruction has been executed. The interrupt returns control to SS ready for the next step. A TTL binary counter could be used in this circuit instead.

The 'Decimal to Hex' conversion program displays in hex the decimal number entered in at the keyboard as it is being entered. Negative numbers can be entered too, prefixed by 'MEM'.


e.g. 'MEM' '1' '5' '7' displays 'FF63'

'TERM' clears the display ready for a new number entry.

Any of the programs marked relocatable can be moved, without alteration, to a different start address and they will execute in exactly the same manner. The program 'Relocator' will move up to 256 bytes at a time from any start address to any destination address.

These two addresses and the number of bytes to be moved are specified in the 5 locations before the program. Since the source program and destination area may overlap, the order in which bytes are transferred is critical to avoid overwriting data not yet transferred, and so the program tests for this.

Fig. 1



Single Step

; Adds a facility for executing programs a
 ; Single instruction at a time, displaying
 ; The program counter and op-code
 ; After each step.

; To examine registers, abort and
 ; use the monitor in the usual way.
 ; To continue, go to 0F90.

```

00F7 P3H = 00F7 ;For program to be
00F8 P3L = 00F8 ;Single-stepped
00F9 P1H = 00F9 ;Save user's registers:
00FA P1L = 00FA ;(can be examined or
00FB P2H = 00FB ;altered between
00FC P2L = 00FC ;steps from monitor)
00FD A = 00FD
00FE E = 00FE
00FF S = 00FF
    
```

```

000C ADL = 12
000E ADH = 14
000D Word = 13
0F00 Ram = 0F00
0140 Disp = 0140
    
```

; Program enter here

```

0000 . = 0F90
0F90 C86C SS: ST A
0F92 C065 LD P3L ;Pick up user's program
0F94 33 XPAL 3 ;Address
0F95 C061 LD P3H
0F97 37 XPAH 3
0F98 C7FF LD @-1(3) ;Ready for jump
0F9A 9025 JMP Ret
    
```

OF9C	C20E	Step:	LD	ADH(2)	
OF9E	37		XPAH	3	
OF9F	C20C		LD	ADL(2)	
OFA1	33		XPAL	3	
OFA2	C7FF		LD	@-1(3)	
OFA4	C059		LD	E	;Restore user's context:
OFA6	01		XAE		
OFA7	C052		LD	P1L	
OFA9	31		XPAL	1	
OFAA	C04E		LD	P1H	
OFAE	35		XPAH	1	
OFAD	C04E		LD	P2L	
OFAF	32		XPAL	2	
OFB0	C04A		LD	P2H	
OFB2	36		XPAH	2	
OFB3	C401		LDI	01	;Flag 0 Resets counter
OFB5	07		CAS		;Put it high
OFB6	C048		LD	S	
OFB8	D4FE		ANI	X'FE	;Put flag 0 low
OFBA	07		CAS		;Start counting nads
OFBB	C041		LD	A	
OFBD	05		IEN		
OFBE	08		NOP		;Pad out to 8
OFBF	08		NOP		
OFCC	3F		XPPC	3	;Go to user's program
					;Here on interrupt after one instruction
OFD1	C83B		ST	A	;Save user's context
OFD3	40	Ret:	LDE		
OFD4	C839		ST	E	
OFD6	06		CSA		
OFD7	C837		ST	S	
OFD9	35		XPAH	1	
OFDA	C82E		ST	P1H	
OFDC	31		XPAL	1	
OFDD	C82C		ST	P1L	
OFDE	C40F		LDI	H(Ram)	;Set P2-> Ram
OFDF	36		XPAH	2	
OFE1	C828		ST	P2H	
OFE3	C400		LDI	L(Ram)	
OFE5	32		XPAL	2	
OFE7	C824		ST	P2L	
OFE9	C701		LD	@1(3)	
OFEB	C300		LD	(3)	;Get op-code
OFED	CA0D		ST	Word(2)	
OFEF	C401		LDI	H(Disp)	
OF91	37		XPAH	3	
OF92	CA0E		ST	ADH(2)	
OF94	C812		ST	P3H	;So can enter via 'SS'
OF96	C43F		LDI	L(Disp)-1	
OF98	33		XPAL	3	
OF99	CA0C		ST	ADL(2)	
OF9B	C80C		ST	P3L	
OF9D	3F	No:	XPPC	3	;Go to display routine

```

OFFE 90AC      JMP      Step      ;Command return so step
OFFO 90FB      JMP      No        ;Number return illegal

0000          .END

```

Decimal to Hex

```

; Converts decimal number entered at
; keyboard to hex and displays result
;
; 'MEM' = minus, 'TERM' clears display
; (Relocatable)
000C      ADL      =      0C
000E      ADH      =      0E
0F00      Ram      =      0F00
015A      Dispa    =      015A
0011      Count    =      011
0012      Minus    =      012
0013      Ltemp    =      013
;
0000          . = 0F50
0F50      C400      Dhex:  LDI      0
0F52      CA12      ST        Minus(2)
0F54      CA0E      ST        ADH(2)
0F56      CA0C      ST        ADL(2)
0F58      C401      Disp:  LDI      H(Dispa)
0F5A      37        XPAH     3
0F5B      C459      LDI      L(Dispa)-1
0F5D      33        XPAL     3
0F5E      3F        XPPC     3
0F5F      9028      JMP      Comd      ;Command key
0F61      C40A      LDI      10      ;Number in extension
0F63      CA11      ST        Count(2) ;Multiply by 10
0F65      03        SCL
0F66      C212      LD        Minus(2)
0F68      01        XAE
0F69      60        XRE
0F6A      78        CAE
0F6B      01        XAE
0F6C      40        LDE          ;Same as: LDI 0
0F6D      78        CAE          ;          CAD 0
0F6E      01        XAE
0F6F      9002      JMP      Digit
0F71      C213      Add:   LD        Ltemp(2) ;Low byte of product
0F73      02        Digit: CCL
0F74      F20C      ADD      ADL(2)
0F76      CA13      ST        Ltemp(2)
0F78      40        LDE          ;High byte of product
0F79      F20E      ADD      ADH(2)
0F7B      01        XAE          ;Put back
0F7C      BA11      DLD      Count(2)
0F7E      9CF1      JNZ      Add

```

```

OF80 40 LDE
OF81 CA0E ST Adh(2)
OF83 C213 LD Ltemp(2)
OF85 CA0C ST Adl(2)
OF87 90CF JMP Disp ;Display result
OF89 E403 Comd: XRI 3 ;'TERM'?
OF8B 98C3 JZ Dhex ;Restart if so
OF8D C4FF LDI X'FF' ;Must be 'MEM'
OF8F CA12 ST Minus(2)
OF91 90C5 JMP Disp

;
OF93 ; = OFFB
OFFB OF00 ;.DBYTE Ram ;Set P2-> Ram

;
0000 ;.END

```

Relocator

```

;Moves block of memory
;'From' = source start address
;'To' = destination start address
;'Length' = No of bytes
;(Relocatable)
;
;

```

```

0000 FF80 E = -128 ;Extension as offset
;
; . = 0F1B
;
OF1B From: . = . + 2
OF1D To: . = . + 2
OF1F Length: . = . + 1
;
;
OF20 C400 Entry: LDI 0
OF22 01 XAE
OF23 03 SCL
OF24 C0F9 LD To + 1
OF26 F8F5 CAD From + 1
OF28 C0F4 LD To
OF2A F8F0 CAD From
OF2C 1D SRL
OF2D 9403 JP Fgt ;'From' greater than 'To'
OF2F C0EF LD Length ;Start from end
OF31 01 XAE
OF32 02 Fgt: CCL
OF33 C0E8 LD From + 1
OF35 70 ADE
OF36 31 XPAL 1
OF27 C0E3 LD From
OF39 F400 ADI 0
OF3B 35 XPAH 1
OF3C 02 CCL
OF3D C0E0 LD To + 1
OF3F 70 ADE

```

```

OF40 32          XPAL 2
OF41 C0DB       LD    To
OF43 F400       ADI   0
OF45 36         XPAH 2
OF46 02         CCL
OF47 40         LDE
OF48 9C02       JNZ   Up
OF4A C402       LDI   2
OF4C 78         Up:  CAE           ;i.e. subtract 1
OF4D 01         XAE           ;Put it in ext.
OF4E C580       Move: LD      E(1)
OF50 CE80       ST      @E(2) ;Move byte
OF52 B8CC       DLD   Length
OF54 9CF8       JNZ   Move
OF56 3F         XPPC 3 ;Return

0000          .END

```

Op	Op	Op	Op	Op	Op
00	01	02	03	04	05
06	07	08	09	0A	0B
0C	0D	0E	0F	10	11
12	13	14	15	16	17
18	19	1A	1B	1C	1D
1E	1F	20	21	22	23
24	25	26	27	28	29
2A	2B	2C	2D	2E	2F
30	31	32	33	34	35
36	37	38	39	3A	3B
3C	3D	3E	3F	40	41
42	43	44	45	46	47
48	49	4A	4B	4C	4D
4E	4F	50	51	52	53
54	55	56	57	58	59
5A	5B	5C	5D	5E	5F
60	61	62	63	64	65
66	67	68	69	6A	6B
6C	6D	6E	6F	70	71
72	73	74	75	76	77
78	79	7A	7B	7C	7D
7E	7F	80	81	82	83
84	85	86	87	88	89
8A	8B	8C	8D	8E	8F
90	91	92	93	94	95
96	97	98	99	9A	9B
9C	9D	9E	9F	A0	A1
A2	A3	A4	A5	A6	A7
A8	A9	AA	AB	AC	AD
AE	AF	B0	B1	B2	B3
B4	B5	B6	B7	B8	B9
BA	BB	BC	BD	BE	BF
C0	C1	C2	C3	C4	C5
C6	C7	C8	C9	CA	CB
CC	CD	CE	CF	D0	D1
D2	D3	D4	D5	D6	D7
D8	D9	DA	DB	DC	DD
DE	DF	E0	E1	E2	E3
E4	E5	E6	E7	E8	E9
EA	EB	EC	ED	EE	EF
F0	F1	F2	F3	F4	F5
F6	F7	F8	F9	FA	FB
FC	FD	FE	FF		

Serial Data Transfers with SC/MP-II

This application note describes a method of serial data input/output (I/O) data transfer using the SC/MP-II (ISP-8A/600) Extension Register. All data I/O is under direct software control with data transfer rates between 110 baud and 9600 baud selectable via software modification.

Data Output

Data to be output by SC/MP-II is placed in the Extension Register and shifted out through the SOUT Port using the Serial Input/Output Instruction (SIO). The Delay Instruction (DLY), in turn, creates the necessary delay to achieve the proper output baud rate. This produces a TTL-level data stream which can be used as is or can be level-shifted to an RS-232C level. Numerous circuits are available for level shifting. As an example, either a DS 1488 or an operational amplifier can be used. Inversion of the data stream, if needed, can be done either before the signal is converted or by the level shifter itself.

Data Input

Data input is received in much the same way as data is output. The Start Bit is sensed at the SIN Port and then received using the SIO Instruction and the DLY Instruction. After the Start Bit is received, a delay into the middle of the bit-time is executed. The data is then sensed at each full bit-time (the middle of the bit) until all data bits are received. If the data is at an RS-232C level, it must be shifted to a TTL level which SC/MP-II can utilize. This can be done with either a DS 1489 or an operational amplifier. If inversion of the data is necessary, it should be done before it is presented to the SIN Port.

Timing Considerations

Using the I/O routines presented in this application note, the user will be able to vary serial data transmission rates by simply changing the delay constants in each of the programs. Table 1 contains the delay constants needed for the various input baud rates. Table 2 contains the delay constants needed for the various output baud rates. Figure 1 is the outline used for Serial Data Input. Figure 2 is the routine used for Serial Data Output.

Baud Rate	Bit Time	HBTF	HBTC	BTF	BTC
110	9.09 ms	X'C3	X'8	X'92	X'11
300	3.33 ms	X'29	X'3	X'5E	X'6
600	1.67 ms	X'8A	X'1	X'20	X'3
1200	0.833ms	X'BB	X'0	X'81	X'1
2400	0.417ms	X'52	X'0	X'B2	X'0
4800	0.208ms	X'1F	X'0	X'4A	X'0
6400	0.156ms	X'12	X'0	X'30	X'0
9600	0.104ms	X'5	X'0	X'16	X'0

Table 1. Input Delay Constants (4 MHz SC/MP-II)

Baud Rate	Bit Time	BTF1	BTF2	BTC
110	9.09 ms	X'91	X'86	X'11
300	3.33 ms	X'5E	X'53	X'6
600	1.67 ms	X'1F	X'14	X'3
1200	0.833 ms	X'81	X'76	X'1
2400	0.417 ms	X'B2	X'A7	X'0
4800	0.208 ms	X'49	X'3E	X'0
6400	0.156 ms	X'2F	X'24	X'0
9600	0.104 ms	X'15	X'A	X'0

Table 2. Output Delay Constants (4 MHz SC/MP-II)

NOTES:

1. The Serial Data Output routine requires that the bit-count (BITCNT) in the program be set to the total number of data bits and stop bits to be used per character.
2. Two stop bits are needed for the 110 baud rate; all other baud rates need only one stop bit.

Serial Data Input

```

1                               Title Recv, 'SERIAL DATA INPUT'
2
3           0001 P1 = 1
4           0002 P2 = 2
5           0003 P3 = 3
6
7                               ; Routine is called with a "XPPC P3" instruction
8
9                               ; Data is received through the serial I/O Port.
10
11                              ; Before executing routine, Pointer 2 should point
12                              ; to one available location in R/W memory for a
13                              ; counter.
14                              ; On return from routine, data received will be in the
15                              ; Accumulator and the Extension Register.
16
17                              ; Delay Constants, user defined for desired Baud rate.
18                              ; The following example is for 1200 Baud:
19
20           00BB HBTF = 00B ; Half Bit time, Fine
21           0000 HBTC = 0 ; Half Bit time, Coarse
22           0081 BTF = 081 ; Full Bit Time, Fine
23           0001 BTC = 01 ; Full Bit time, Coarse
24
25           Search:
26           0000 C408 LDI 08 ; Initialize Loop Counter
27           0002 CA00 ST (P2) ; Save in memory
28           Again:

```

```

29 0004 C400      LDI    0      ;Clear Accumulator
30 0006 01       XAE        ;Clear E. Reg.
31 0007 19       S10       ;Look for Start Bit
32 0008 40       LDE        ;Bring into Acc.
33 0009 9CF9     JNZ    Again ; If not zero, look again
34 000B C4BB     LDI    HBTF  ; Load Acc Half Bit time
35 000D 8F00     DLY    HBTC; Delay Half Bit time
36 000F 19       SIO        ; Check Input again to
37 0010 01       XAE        ; be sure of Start Bit
38 0011 9CF1     JNZ    Again ; If not zero, was not
39 0013 C400     LDI    0      ; start B
40 0015 01       XAE
41
42      Loop:
42 0016 C481     LDI    BTF   ; Load Bit time Fine
43 0018 8F01     DLY    BTC   ; Delay one Bit time
44 0001A19      SIO        ; Shift in Data Bit
45 001B BA00     DLD    (P2) ; decrement loop counter
46 001D 9CF7     JNZ    Loop  ; Test for done
47 001F 40       LDE        ; Done, put data in acc.
48 0020 3F       XPPC   P3
49
50      0000     END

```

```

AGAIN 0004 BTC 0001 BTF 0081 HBTC 0000
HBTF 00BB LOOP 0016 P1 0001 P2 0002
P3 0003 SEARCH 0000*

```

Serial Data Output

```

1          TITLE XMIT, 'SERIAL DATA OUTPUT'
2
3          0001 P1 = 1
4          0002 P2 = 2
5          0003 P3 = 3
6
7          ; Routine is called with a "XPPC P3" instruction.
8
9          ; Data is transmitted through Serial I/O Port.
10
11         ; Before executing subroutine, pointer 2 should
12         ; point to one available byte of R/W memory for a
13         ; counter.
14         ; Upon entry, character to be transmitted must be in
15         ; the accumulator.
16
17         ; Delay constants, user defined for desired baud rate.
18         ; The following example is for 1200 baud:
19
20         0081 BTF1 = 081 ; Bit time Fine, first loop
21         0076 BTF2 = 076 ; Bit time Fine, second loop
22         0001 BTC  = 01  ; Full Bit time, Coarse

```

```

23
24           ; Character Bit-count. This should be set for the
25           ; desired number of Data Bits and stop Bits.
26
27           0009 BITCNT =      9           ; 8 data and 1 Stop Bit
28
29           Start:
30 0000 01           XAE           ; Save data in E. Reg.
31 0001 C400         LDI           0           ; Clear acc.
32 0003 01           XAE           ; Put data in acc, clear E.
33 0004 19           SIO           ; Send Start Bit
34 0005 01           XAE           ; Put data in E. Reg.
35 0006 C481         LDI           BTF1        ; Load Bit time Fine
36 0008 8F01         DLY           BTC         ; Wait one Bit time
37 000A C409         LDI           BITCNT       ; Set loop count for data
38 000C CA00         ST            (P2)        ; and Stop Bit(s). Save
39                                     ; in count.
40 000E 19           SIO           ; Send Bit
41 000F 40           LDE
42 0010 DC80         ORI           080        ; Set last Bit to 1
43 0012 01           XAE           ; Put back in E. Reg.
44 0013 C476         LDI           BTF2        ; Load Bit time Fine
45 0015 8F01         DLY           BTC         ; Delay one Bit time
46 0017 BA00         DLD           (P2)        ; decrement Bit counter
47 0019 9CF3         JNZ          Send        ; If not done, loop back
48 001B 3F           XPPC         P3         ; otherwise, return
49
50           0000           END

BITCNT 0009   BTC   0001   BTF1   0081   BTF2   0076
P1      0001*  P2   0002   P3     0003   SEND   000E
START  000*

```

Games

The first two games are real-time simulations which provide a test of skill, and they can be adjusted in difficulty to suit the player's ability. The last two games are both tests of clear thinking and logical reasoning, and in the last one you are pitted against the microprocessor which tries to win.

'Moon Landing' simulates the landing of a spacecraft on the moon. The displays represent the control panel and give a continuously changing readout of altitude (3 digits), rate of descent (2 digits), and fuel remaining (1 digit). The object of the game is to touch down gently; i.e. to reach zero altitude with zero rate of descent. To achieve this you have control over the thrust of the rockets: the keys 1 to 7 set the thrust to the corresponding strength, but the greater the thrust the higher the rate of consumption of fuel. When the fuel runs out an 'F' is displayed in the fuel gauge, and the spacecraft will plummet to the ground under the force of gravity.

On reaching the moon's surface the display will freeze showing the velocity with which you hit the surface if you crashed, and the fuel remaining. Pressing 'TERM' will start a new landing.

The speed of the game is determined by the delay constants at OF38 and OF3A. The values given are suitable for a 1 MHz clock and they should be increased in proportion for higher clock rates. The initial values for the altitude, velocity, and fuel parameters are stored in memory at OF14 to OF1F and these can be altered to change the game.

'Duck Shoot' simulates ducks flying across the skyline. At first there is one duck, and it can be shot by hitting the key corresponding to its position: 7 = leftmost display, 0 = rightmost display. If you score a hit the duck will disappear; if you miss however, another duck will appear to add to your task.

The counter at OF1D varies the speed of flight and can be increased to make the game easier.

In 'Mastermind' the player tries to deduce a 'code' chosen by the machine. The code consists of four decimal digits, and pressing 'TERM' followed by 'MEM' causes the machine to choose a new code. The player makes guesses at the code which are entered at the keyboard. Pressing 'GO' then causes the machine to reveal two pieces of information, which are displayed as two digits:

- (1) The number of digits in the guess which are correct and in the right position, (known as 'Bulls') and
- (2) the number of digits correct but in the wrong position, (known as 'Cows').

For example, suppose that the machine's code was '6678'. The following guesses would then score as shown:

1234	0-0	1278	2-0
7812	0-2	7687	1-2

Subsequent guesses are entered in a similar way, and the player tries to deduce the code in as few attempts as possible.

'Silver Dollar Game' is traditionally played with a number of coins which are moved by the players in one direction along a line of squares. In his turn a player must move a coin to the right across as many unoccupied

squares as he wishes. The player first unable to move—when all the coins have reached the right-hand end of the line—loses, and the other player takes the coins!

In this version of the game the coins are represented by vertical bars moving along a dashed line. There are five coins numbered, from right to left, 1 to 5. The player makes his move by pressing the key corresponding to the number of the coin he wishes to move, and each press moves the coin one square along to the right. The machine plays against you, and pressing 'MEM' causes it to make its move. Note that the machine will refuse to move in its turn unless you have made a legal move in your turn. 'TERM' starts a new game.

The machine allows you to take first move and it is possible to win from the starting position given, though this is quite difficult. The five numbers in locations OF13 to OF17 determine the starting positions of each coin and these can be altered to any other values in the range 00 to OF provided they are in ascending order.

Moon Landing

```

; Land a rocket on the moon
; Display shows altitude-velocity-fuel
; Keys 1-7 control the thrust
;
0005 Grav = 5 ;Force of gravity
0D00 Disp = 0D00 ;Display address
010B Crom = 010B ;Segment table
FF80 E = -128 ;Extension as offset
FFE3 Row = Ret-OF03 ;Ram offsets
FFE4 Count = Ret-OF04
;Variables
0000 . = OF05
OF05 Save: . = . + 1
OF06 H1: . = . + 1
OF07 L1: . = . + 1
OF08 Alt: . = . + 3 ;Altitude
OF0B Vel: . = . + 3 ;Velocity
OF0E Accn: . = . + 2 ;Acceleration
OF10 Thr: . = . + 2 ;Thrust
OF12 Fuel: . = . + 2 ;Fuel left
;Original values
OF14 08 Init: BYTE 08,050,0;Altitude = 850
00
00
OF17 99 .BYTE 099,080,0;Velocity = -20
80
00
OF1A 99 .BYTE 099,098 ;Acceleration = -2
98
OF1C 00 .BYTE 0,02 ;Thrust = 2
02
OF1E 68 .BYTE 058,0 ;Fuel = 5
00

```

```

;Subroutine to display AC as two digits
OF20 3E      Ret:   XPPC   2          ;P2 contains OF20
OF21 C8E3    Disp:  ST     Save
OF23 C401    LDI    H(Crom)
OF25 35      XPAH   1
OF26 C8DF    ST     H1          ;Run out of pointers
OF28 C40B    LDI    L(Crom)
OF2A 31      XPAL   1
OF2B C8DB    ST     L1
OF2D C0D7    LD     Save
OF2F 02      CCL
OF30 D40F    ANI    0F
OF32 01      Loop:  XAE
OF33 C180    LD     E(1)
OF35 CF01    ST     @+1(3)
OF37 C400    LDI    0          ;Delay point
OF39 8F02    DLY    2          ;Determines speed
OF3B C0C9    LD     Save
OF3D 1C      SR
OF3E 1C      SR
OF3F 1C      SR
OF40 1C      SR
OF41 01      XAE
OF42 06      CSA
OF43 03      SCL
OF44 94ED    JP     Loop      ;Do it twice
OF46 C400    LDI    0
OF48 CF01    ST     @+1(3) ;Blank between
- OF4A C0BB    LD     H1          ;Restores P1:
OF4C 35      XPAH   1
OF4D C0B9    LD     L1
OF4F 31      XPAL   1
OF50 90CE    JMP    Ret          ;Return

;Main moon-landing program
OF52 C40F    Start:  LDI    H(Init)
OF54 35      XPAH   1
OF55 C414    LDI    L(Init)
OF57 31      XPAL   1
OF58 C40F    LDI    H(Ret)
OF5A 36      XPAH   2
OF5B C420    LDI    L(Ret)
OF5D 32      XPAL   2
OF5E C40C    LDI    12
OF60 CAE4    ST     Count(2)
OF62 C10B    Set:   LD     +11(1)
OF64 CDFF    ST     @-1(1)
OF66 BAE4    DLD    Count(2)
OF68 9CF8    JNZ    Set

;Main loop
OF6A C40C    Again:  LDI    H(Disp)-1
OF6C 37      XPAH   3
OF6D C4FF    LDI    L(Disp)-1
OF6F 33      XPAL   3
OF70 C401    LDI    1
OF72 CAE4    ST     Count(2)

```

OF74	C506		LD	@ + 6(1)	;P1-> Vel + 2
OF76	9404		JP	Twice	;Altitude positive?
OF78	C504		LD	@ + 4(1)	;P1-> Thr + 1
OF7A	9032		JMP	Off	;Don't update
OF7C	C402	Twice:	LDI	2	;Update velocity anc
OF7E	CAE3		ST	Row(2)	;Then altitude....
OF80	02		CCL		
OF81	C5FF	Dadd:	LD	@ - 1(1)	
OF83	E902		DAD	+ 2(1)	
OF85	C900		ST	(1)	
OF87	BAE3		DLD	Row(2)	
OF89	9CF6		JNZ	Dadd	
OF8B	C102		LD	+ 2(1)	
OF8D	9402		JP	Pos	;Gone negative?
OF8F	C499		LDI	X'99	
OF91	EDFF	Pos:	DAD	@ - 1(1)	
OF93	C900		ST	(1)	
OF95	BAE4		DLD	Count(2)	
OF97	94E3		JP	Twice	
OF99	C50C		LD	@ 12(1)	;P1-> Alt
OF9B	AAE3		ILD	Row(2)	;Row: = 1
OF9D	03		SCL		
OF9E	C5FF	D sub:	LD	@ - 1(1)	;Fuel
OFA0	F9FE		CAD	- 2(1)	;Subtract thrust
OFA2	C900		ST	(1)	
OFA4	08		NOP		
OFA5	BAE3		DLD	Row(2)	
OFA7	94F3		JP	Dsub	
OFA9	06		CSA		;P1-> Fuel now
OFAA	9402		JP	Off	;Fuel run out?
OFAC	9004		JMP	Accns	
OFAE	C400	Off:	LDI	0	
OFB0	C9FF		ST	- 1(1)	;Zero thrust
OFB2	C1FF	Accns:	LD	- 1(1)	
OFB4	03		SCL		
OFB5	EC94		DAI	099 - Grav	
OFB7	C9FD		ST	- 3(1)	;Accn + 1
OFB9	C499		LDI	X'99	
OFBB	EC00		DAI	0	
? OFBC	C9FC		ST	- 4(1)	;Accn
OFBF	C100	Dispy:	LD	(1)	;Fuel
OFC1	3E		XPPC	2	;Display it OK
OFC2	C1F9		LD	- 7(1)	;Vel
OFC4	940A		JP	Posv	
OFC6	C499		LDI	X'99	
OFC8	03		SCL		
OFC9	F9FA		CAD	- 6(1)	;Vel + 1
OFCE	03		SCL		
OFCC	EC00		DAI	0	
OFCE	9002		JMP	ST0	
OFD0	C1FA	Posv:	LD	- 6(1)	;Vel + 1
OFD2	3E	Sto:	XPPC	2	;Display velocity
OFD3	C1F7		LD	- 9(1)	;Alt + 1

OFD5	3E	XPPC	2	;Display it
OFD6	C7FF	LD	@-1(3)	;Get rid of lank
OFD8	C5F6	LD	@-10(1);P1->	Alt now
OFDA	3E	XPPC	2	
OFDB	C40A	LDI	10	
OFDD	CAE4	ST	Count(2)	
OFDF	C7FF	Toil: LD	@-1(3)	;Key pressed?
OFE1	940A	JP	Press	;Key 0-7?
OFE3	E4DF	XRI	X'DF	;Command Key?
OFE5	9A31	JZ	Start(2)	;Begin again if so
OFE7	BAE4	DLD	Count(2)	
OFE9	9CF4	JNZ	Toil	
OFEB	9249	JMP	Again(2)	;Another circuit
OFED	C109	LD	+9(1)	;Thr + 1
OFEF	9803	JZ	Back	;Engines stopped?
OFF1	33	XPAL	3	;Which row?
OFF2	C909	St	+9(1)	;Set thrust
OFF4	9249	Back: JMP	Again(2)	;Carry on counting
	0000	END		

Duck Shoot

; Shoot Ducks flying display
; By hitting key with number corresponding
; To their position: 7 = Leftmost,
; 0 = Rightmost.
; If you miss, another duck appears
; (Relocatable)

Duck	=	O61	;Segment pattern
Disp	=	OD00	;Display address
	=	OFOF	
0000	Row:	.= . + 1	;Bits set = ducks
OF0F	Count:	.= . + 1	
OF10	Sum:	.= . + 1	;Key pressed
OF11			
	; Shoot:	LDI	H(Disp)
OF12	C40D	XPAH	1
OF14	35	LDI	L(Disp)
OF15	C400	XPAL	1
OF17	31	LDI	1 ;Start with 1 duck
OF18	C401	ST	Row
OF1A	C8F4	React: LDI	16 ;Speed of flight,
OF1C	C410	ST	Count ;Smaller = harder
OF1E	C8F1	LDI	0
OF20	C400	ST	Sum
OF22	C8EE	Shift: LDI	8 ;Move ducks this time
OF24	C408	Ndig: XAE	
OF26	01	LD	Row
OF27	C0E7	RR	
OF29	1E	ST	Row
OF2A	C8E4	JP	No
OF2C	9404		

0F2E	C461		LDI	Duck	
0F30	9002		JMP	Go	
0F32	C400	No:	LDI	0	;No duck
0F34	C980	Go:	ST	-128(1)	;E as offset
0F36	8F01		DLY	01	;Shine digit
0F38	C0D8		LD	Sum	
0F3A	9C0E		JNZ	Nok	;Key already pressed
0F3C	C180		LD	-128(1)	;Test for key
0F3E	E4FF		XRI	OFF	
0F40	9808		JZ	Nok	;No key
0F42	C8CE		ST	Sum	
0F44	C0CA		LD	Row	
0F46	E480		XRI	080	
0F48	C8C6		ST	Row	;Change top bit
0F4A	40	Nok:	LDE		
0F4B	03		SCL		
0F4C	FC01		CAI	1	;Subtract 1
0F4E	94D6		JP	Ndig	;Do next digit
0F50	B8BF		DLD	Count	
0F52	98C8		JZ	React	;Start new position
0F54	C407		LDI	7	
0F56	90CE		JMP	Ndig	;Another sweep
	0000		.END		

Mastermind

0F00	Ram	=	0F00	
0D00	Disp	=	0D00	;Display address
010B	Crom	=	010B	;Hex to segment table
011B	Adr	=	011B	; 'Make 4 digit address'
015A	Dispa	=	015A	; 'Address to segments'
			Variables in RAM	
0000	DI	=	0	
0002	D3	=	2	
0004	Adll	=	4	
000C	Adl	=	12	
000E	Adh	=	14	
000F	Ddta	=	15	
0010	Row	=	16	
0011	Next	=	17	
0014	Key	=	20	
			Begin at OFIC	
			= OFIC	
0000				
0F1C	C400	Start:	LDI	0
0F1E	C8ED		ST	ADL
0F20	C8ED		ST	ADH
0F22	32		XPAL	2
0F23	C40F		LDI	OF
0F25	36		XPAH	2
			Choose random number	
0F26	C401		LDI	H(Crom)
0F28	37		XPAH	3

0F 29	C40B		LDI	L(Crom)	
0F 2B	33		XPAL	3	
0F 2C	C404	No Key:	LDI	04	
0F 2E	CA10		ST	Row(1)	
0F 30	C40F		LDI	H(digits)	
0F 32	35		XPAH	1	
0F 33	C414		LDI	L(Digits)	
0F 35	31		XPAL	1	
0F 36	03		SCL		
0F 37	C104	Incr:	LD	+ 4(1)	
0F 39	EC90		DAI	090	
0F 3B	C904		ST	+ 4(1)	
0F 3D	D40F		ANI	0F	
0F 3F	01		XAE		
0F 40	C380		LD	-128(3)	
0F 42	CD01		ST	@ + 1(1)	
0F 44	BA10		DLD	Row(2)	
0F 46	9CEF		JNZ	Incr	
0F 48	C40D		LDI	H(Disp)	
0F 4A	35		XPAH	1	
0F 4B	C400		LDI	L(Disp)	
0F 4D	31		XPAL	1	
0F 4E	C103		LD	3(1)	;Key pressed?
0F 50	E4FF		XRI	OFF	
0F 52	98D8		JZ	No key	
				Enter your guess	
0F 54	C4FF	Clear:	LDI	OFF	
0F 56	CA0F		ST	Ddt(2)	
0F 58	C400		LDI	0	
0F 5A	CA00		ST	DL(2)	
0F 5C	CA02		ST	D3(2)	
0F 5E	02	Nchar:	CCL		
0F 5F	C401		LDI	H(Dispa)	
0F 61	37		XPAH	3	
0F 62	C459		LDI	L(Dispa)-1	
0F 64	33		XPAL	3	
0F 65	3F		XPPC	3	;Jump to subroutine
0F 66	900B		JMP	COMD	;Command key return
0F 68	40		LDE		;Number key return
0F 69	F4F6		ADI	0F6	
0F 6B	94F1		JP	Nchar	;Ignore digits > 9
0F 6D	C41A		LDI	L(Adr)-1	
0F 6F	33		XPAL	3	
0F 70	3F		XPPC	3	
0F 71	90E5		JMP	Blank	;Get next digit
0F 73	E403	Comd:	XRI	03	;term?
0F 75	9A1B		JZ	Start(2)	;If so—new game
0F 77	E405		XRI	05	;Go?
0F 79	9CD9		JNZ	Clear	;Ignore if not
				Work out answer to guess	
0F 7B	C40B	Go:	LDI	L(Crom)	
0F 7D	CA00		ST	DL(2)	
0F 7F	CA02		ST	D3(2)	
0F 81	C40F	Bulls:	LDI	H(Key)	

OF83	35		XPAH	1	
OF84	C414		LDI	L(Key)	
OF86	31		XPAL	1	
OF87	C480		LDI	080	
OF89	01		XAE		
OF8A	C404		LDI	04	;No. of digits
OF8C	CA11		ST	Next(2)	
OF8E	C1F0	Bull 2:	LD	Adll-Key(1)	
OF90	E501		XOR	@ + 1(1)	
OF92	9C0C		JNZ	Nobul	
OF94	AA02		ILD	DH(2)	
OF96	C1FF		LD	-1(1)	
OF98	58		ORE		;Set negative
OF99	C9FF		ST	-1(1)	
OF9B	C1EF		LD	Adll-Key-1(1)	
OF9D	58		ORE		
OF9E	C9EF		ST	Adll-Key-1(1)	
OFA0	BA11	fBobul:	DLD	Next(2)	
OFA2	9CEA		JNZ	Bull 2	
OFA4	C404	Cows:	LDI	04	
OFA6	CA11		St	Next(2)	;P1 points to Key + 4
OFA8	C404	Nerow:	LDI	04	
OFAA	CA10		ST	Row(2)	
OFAC	C40F		LDI	04	
OFAA	CA10		ST	Row(2)	
OFAC	C40F		LDI	H(Adll)	
OFAE	37		XPAH	3	
OFAF	C408		LDI	L(Adll) + 4	
OFB1	33		XPAL	3	
OFB2	C5FF		LD	@ - 1(1)	
OFB4	940A		JP	Try	;Already counted as bull?
OFB6	BA11	Nocow:	DLD	Next(2)	;Yes
OFB8	9CEE		JNZ	Nerow	
OFBA	9013		JMP	Finito	
OFBC	BA10	Notry:	DLD	Row(2)	
OFBE	98F6		JZ	Nocow	
OFCO	C100	Try:	LD	(1)	
OFC2	E7FF		XOR	@ - 1(3)	:Same?
OFC4	9CF6		JNZ	Notry	
OFC6	AA00		ILD	DL(2)	
OFC8	C300		LD	(3)	
OFCA	58		ORE		
OFCB	CB00		ST	(3)	
OFCD	90E7		JMP	Nocow	
					; Now unset top bits of Key
OFCE	C404	Finito:	LDI	04	
OFD1	CA11		ST	Next(2)	
OFD3	C100	Unset:	LD	(1)	
OFD5	D47F		ANI	07F	
OFD7	CD01		ST	@ + 1(1)	
OFD9	BA11		DLD	Next(2)	
OFDB	9CF6		JNZ	Unset	;All done?

```

;Set up segments of result
OFDD C401      LDI    H(Crom)
OFDF 35        XPAH   1
OFE0 C200      LD     DL(2) ;L(Crom) + Cows
OFE2 31        XPAL   1
OFE3 C100      LD     (1) ;Segments
OFE5 CA00      ST     DL(2)
OFE7 C202      LD     D3(2) ;L(Crom) + Bulls
OFE9 31        XPAL   1
OFEA C100      LD     (1) ;Segments
OFECA002      ST     D3(2)
OFEE C4FF      LDI    OFF
OFF0 CA0F      ST     Ddta(2)
OFF2 925D      JMP    Nchar(2) ;Display result

0000          .END

```

Silver Dollar Game

```

; Machine plays against you in moving five
; 'Silver Dollars' along a track
; Player unable to move loses
= OF12

; Starting position: Must be ascending order
0000
OF12 FF      Start: .BYTE  OFF
OF13 03      .BYTE  03
OF14 05      .BYTE  05
OF15 08      .BYTE  08
OF16 09      .BYTE  09
OF17 0F      .BYTE  0
OF18 0F00    Ram    =    0F00
OF18 0024    Pos:   . = . + 6 ;Current position
0025        Count  =    024 ;Ram offsets:
0026        Key    =    025 ;For key last pressed
0026        Init   =    026 ;Zero
0185        Kybd   =    0185 ;In monitor
0080        E      =    -128 ;Extension reg.

;
OF1E        . = OF28
OF28 C40F    Begin: LDI    H(Ram)
OF2A 36      XPAH   2
OF2B C400    LDI    L(Ram)
OF2D 32      XPAL   2
OF2E C40F    LDI    H(Pos)
OF30 35      XPAH   1
OF31 C418    LDI    L(Pos)
OF33 31      XPAL   1
OF34 C406    LDI    6
OF36 CA24    ST     Count(2)
OF38 C1FA    Setup: LD     -6(1) ;Transfer start to pos
OF3A CD01    ST     @ + 1(1)
OF3C BA24    DLD    Count(2)

```

OF 3E	9CF8		JNZ	Count(2)	
OF 40	C400	Ymove:	LDI	0	; You go first!
OF 42	CA25		ST	Key(2)	; Clear key store
			; Generate display from Pos		
OF 44	C40F	Disp:	LDI	H(Pos)	
OF 46	35		XPAH	1	
OF 47	C419		LDI	L(Pos) + 1	
OF 49	31		XPAL	1	
OF 4A	C409		LDI	9	
OF 4C	01	Clear:	XAE		; Clear Display buffer
OF 4D	C408		LDI	08	; Underline
OF 4F	CA80		ST	E(2)	
OF 51	40		LDE		
OF 52	FC01		CAI	1	
OF 54	94F6		JP	Clear	
OF 56	C405		LDI	5	
OF 58	CA24		ST	Count(2)	
OF 5A	C501	Npos:	LD	@ + 1(1)	
OF 5C	1E		RR		
OF 5D	940B		JP	Even	
OF 5F	D47F	Odd:	ANI	07F	
OF 61	01		XAE		
OF 62	C280		LD	E(2)	
OF 64	DC30		ORI	030	; Segments E & F
OF 66	CA80		ST	E(2)	
OF 68	9007		JMP	Cont	
OF 6A	01	Even:	XAE		
OF 6B	C280		LD	E(2)	
OF 6D	DC06		ORI	06	; Segments B & C
OF 6F	CA80		ST	E(2)	
OF 71	BA24	Cont:	DLD	Count (2)	
OF 73	9CE5		JNZ	Npos	
			; Display current position		
OF 75	C401	Show:	LDI	H(Kybd)	
OF 77	37		XPAH	3	
OF 78	C484		LDI	L(Kybd)-1	
OF 7A	33		XPAL	3	
OF 7B	3F		XPPC	3	
OF 7C	902A		JMP	Coma	; Command key
OF 7E	40		LDE		
OF 7F	98F4		JZ	Show	
OF 81	03		SCL		
OF 82	FC06		CAI	6	; 1-5 allowed
OF 84	94EF		JP	Show	
OF 86	C40F		LDI	H(Pos)	
OF 88	35		XPAH	1	
OF 89	C418		LDI	L(Pos)	
OF 8B	02		CCL		
OF 8C	70		ADE		
OF 8D	31		XPAL	1	
OF 8E	C100		LD	(1)	
OF 90	02		CCL		
OF 91	F4FF		ADI	-1	

OF93	02		CCL		
OF94	F9FF		CAD	—(1)	
OF96	9402		JP	Fine 2	;Valid move
OF98	90DB		JMP	Show	
OF9A	C225	Fine 2:	LD	Key(2)	
OF9C	9C03		JNZ	Firstn	
OF9E	40		LDE		
OF9F	CA25		ST	Key(2)	;First key press
OFA1	60	Firstn:	XRE		;Not first press
OFA2	9E43		JNZ	Disp(2)	;not allowed
OFA4	B900		DLD	(1)	;Make move
OFA6	9243		JMP	Disp(2)	;Display result
OFA8	C225	Coma:	LD	Key(2)	;Mem pressed
OFAA	9A43		JZ	Disp(2)	;You haven't moved!
OFAc	C403	Go:	LDI	3	
OFAE	CA24		ST	Count(2)	
OFB0	C40F		LDI	H(Pos)	
OFB2	35		XPAH	1	
OFB3	C418		LDI	L(Pos)	
OFB5	31		XPAL	1	
OFB6	C400		LDI	0	
OFB8	01		XAE		
OFB9	C101	Try:	LD	+ 1(1)	
OFBB	02		CCL		
OFBc	FD02		CAD	@ + 2(1)	
OFBE	C904		ST	4(1)	
OFc0	60		XRE		;Keep nim sum
OFc1	01		XAE		
OFc2	BA24		DLD	Count(2)	
OFc4					
OFc4	9CF3		JNZ	Try.	
OFc6	40	Solve:	LDE		
OFc7	980E		JZ	Nogo	;Safe position
OFc9	E100		XOR	(1)	
OFcB	03		SCL		
OFcC	FD02		CAD	@ + 2(1)	
OFcE	94F6		JP	Solve	
OFd0	02		CCL		
OFd1	F1F9		ADD	— 7(1)	;Make my move
OFd3	C9F9		ST	— 7(1)	
OFd5	923F		JMP	Ymove(2)	;Now you, good luck!
OFd7	C405	Nogo:	LDI	05	
OFd9	CA24		ST	Count(2)	;Make first move
OFdB	C5FF	No:	LD	@—1(1)	
OFDD	02		CCL		
OFDE	F4FF		ADI	— 1	
OFEO	02		CCL		
OFE1	F9FF		CAD	— 1(1)	
OFE3	9406		JP	Fine	
OFE5	BA24		DLD	Count(2)	
OFE7	9CF2		JNZ	No	
OFE9	9307		JMP	+ 7(3)	;i.e. Abort—I lose
OFEB	B900	Fine:	DLD	(1)	;Make my move
OFED	923F		JMP	Ymove(2)	;now you chum.
	0000		.END		

Music

The 'Function Generator' produces a periodic waveform by outputting values from memory cyclically to a D/A converter. It uses the 8-bit port B of the RAM I/O chip to interface with the D/A, and Fig. 1 shows the wiring connections. The D/A chosen is the Ferranti ZN425E, a low-cost device with a direct voltage output.

Any waveform can be generated by storing the appropriate values in memory. The example given was calculated as an approximation to a typical musical waveform.

'Music Box' plays tunes stored in memory in coded form. The output can be taken from one of the flag outputs. Each note to be played is encoded as one byte. The lower 5 bits determine the frequency of the note, as follows:

Rest	A	A#	B	C	C#	D	D#	E	F	F#	G	G#
00	01	02	03	04	05	06	07	08	09	0A	0B	0C
	0D	0E	0F	10	11	12	13	14	15	16	17	18

There are two octaves altogether.

The top three bits of the byte give the duration of the note, as follows:


Relative Duration:	1	2	3	4	5	6	7	8
	00	20	40	60	80	A0	C0	E0

Thus for any specific note required the duration parameter and frequency parameter should be added together. A zero byte is reserved to specify the end of the tune.

To slow down the tempo locations 0F58 and 0F59 should be altered to D4FC (ANI X'FC).

The program uses two look-up tables, one giving the time-constant for a delay instruction determining the period of each note and the other giving the number of cycles required for the basic note duration.

'Organ' generates a different note for each key of the keyboard by using the key value as the delay parameter in a timing loop. Great skill is needed to produce tunes on this organ.



Function Generator

; Generates arbitrary waveform by outputting
; values to D/A Converter.
; uses Ram I/O chip. (Relocatable).

```

;
Portb   =      OE21
Ext     =      -128      ;Extension as offset
;
; = OE80      ;Start of Ram in Ram/I/O
0000
OE80   C40F   Start:   LDI      H(Endw)
OE82   36     XPAH     2
OE83   C448   LDI      L(Endw)
OE85   32     XPAL     2      ;P2-> End of waveform
OE86   C40E   LDI      H(Portb)
OE88   35     XPAH     1
OE89   C421   LDI      L(Portb)
OE8B   31     XPAL     1
OE8C   C4FF   LDI      X'FF      ;All bits as outputs
OE8E   C902   ST        +2(1)    ;Output definition B
OE90   C4D8   Reset:   LDI      -Npts
OE92   02     CCL
OE93   01     Next:    XAE
OE94   C280   LD        E(2)     ;Get next value
OE96   C900   ST        (1)     ;Send to D/A
OE98   40     LDE
OE9A   F401   ADI      1        ;Point to next value
OE9C   98F3   JZ        Reset   ;New sweep
OE9E   04     DINT
OE9F   90F3   JMP      Next    ;Next point
;
; Sample waveform of 40 points
; Fundamental amplitude 1
; 2nd Harmonic amplitude 0.5 zero phase
; 3rd Harmonic amplitude 0.5 90 deg. lag.
;
; Equation is:
; Sin(X) + 0.5 * Sin(2.0 * X) + 0.5 * Sin(3.0 * X - 0.5 * Pi)
; With appropriate normalization
;
OE A1      = OF20
;
OE20      Wave:   .BYTE   077,092,0B0,0CB,0E1,0ED
OE26      .BYTE   0EF,0E6,0D5,0BE,0A5,08E
OE2C      .BYTE   07F,077,076,07D,087,092
OE32      .BYTE   09B,09E,09A,090,080,06F
OE38      .BYTE   05C,04D,042,03D,03D,040
OE3E      .BYTE   046,04B,04D,04D,04A,046
OE44      .BYTE   044,047,050,060
OE48      =      Endw
OE28      =      NPTS      Endw—wave ;No. of points
0000      END

```

Music Box

```

; Plays a tune stored in memory
; 1 Byte per note
; top 3 bits = duration (00-E0) = 1 to 8 units
; bottom 5 bits = note (01-18) = 2 octaves
;
0000                                . = 0F12
; Table of notes
Scale: .BYTE 0 ; Silence
OF12 .BYTE 0FF,0EC,0DB,0CA,0BB,0AC
OF13 .BYTE 09E,091,085,079,06E,063
OF19 .BYTE 059,050,047,03F,037,030
OF1F .BYTE 029,022,01C,016,011,00C
OF25 .BYTE 029,022,01C,016,011,00C
; Table of cycles per unit time
OF2B .BYTE 044,048,04C,051,055,05B
OF31 .BYTE 060,066,06C,072,079,080
OF37 .BYTE 088,090,098,0A1,0AB,0B5
OF3D .BYTE 0C0,0CB,0D7,0E4,0F2,0FF
; Program now:
OF43 Cycles: . = . + 1
OF44 Count: . = . + 1
;
OF45 3F Stop: XPPC 3 ; 'Go, 'term', to play again
;
OF46 C40F Begin: LDI H(Scale)
OF48 35 XPAH 1
OF49 C40F LDI H(Tune)
OF4B 36 XPAH 2
OF4C C490 LDI L(Tune)
OF4E 32 XPAL 2 ; P2 points to tune
OF4F C601 Play: LD @ + 1(2) ; Get next note code
OF51 01 XAE ; Save in ext.
OF52 40 LDE
OF53 98F0 JZ Stop ; Zero = terminator
OF55 1C SR
OF56 1C SR
OF57 1C SR
OF58 1C SR
OF59 1C SR ; Shift duration down
OF5A C8E9 ST Count
OF5C C412 LDI L(Scale)
OF5E 01 XAE
OF5F D41F ANI X'1F ; Get note part
OF61 02 CCL
OF62 70 ADE ; no carry out
OF63 31 XPAL 1 ; Point P1 to note
OF64 C100 LD (1) ; Note
OF66 01 XAE ; Put it in ext.
OF67 C118 Hold: LD + 24(1) ; Cycle count
OF69 C8D9 ST Cycles
OF6B 40 Peel: LDE

```

0F6C	9C04		JNZ	Sound	;Zero = silence
0F6E	8F80		DLY	X'80	;Unit gap
0F70	9011		JMP	More	
0F72	8F00	Sound:	DLY	X'00	
0F74	06		CSA		
0F75	E407		XRI	X'07	;Change flags
0F77	07		CAS		
0F7B	B8CA		DLD	Cycles	
0F7A	9807		JZ	More	
0F7C	08		NOP		;Equalize paths to
0F7D	C410		LDI	X'10	;Prevent clicks in
0F7F	8F00		DLY	X'00	;Sustained notes
0F81	90E8		JMP	Peal	
0F83	B8C0	More:	DLD	Count	
0F85	94E0		JP	Hold	
0F87	8F20		DLY	X'20	;Gap between notes
0F89	90C4		JMP	Play	;Get next note

0F8B			.	= 0F90	
0F90		Tune:	.BYTE	02D,02D,02F,04C,00D,02F	
0F96			.BYTE	031,031,032,051,00F,02D,	
0F9C			.BYTE	02F,02D,02C,02D,00D,00F	
0FA2			.BYTE	011,012,034,034,034,054,	
0FA8			.BYTE	012,031,032,032,032,052,	
0FAE			.BYTE	011,02F,031,012,011,00F	
0FB4			.BYTE	00D,051,012,034,016,032	
0FBA			.BYTE	071,06F,08D,0	

0000 .END

Organ

; Each key on the keyboard generates a
; Different note (though the scale is
; Somewhat unconventional!!)Relocatable.

			.	= 0F1F	
0F1F		Count:	.	= . + 1	
	0D00	Disp:	=	0D00	;Display & keyboard
			.		
		Enter:	LDI	H(Disp)	
0F20	C40D		XPAH	1	
0F22	35				
0F23	C400	New:	LDI	L(Disp)	
0F25	31		XPAL	1	
0F26	C408		LDI	08	
0F28	C8F6		ST	Count	;Key row
0F2A	C501	Again:	LD	@ + 1(1)	
0F2C	E4FF		XRI	OFF	;Key pressed?
0F2E	9808		JZ	No	
0F30	8F00		DLY	00	;Delay with AC = key
0F32	06		CSA		
0F33	E407		XRI	07	;Change flags

OF35	07		CAS	
OF36	90EB		JMP	New
OF38	B8E6	No:	DLD	Count
OF3A	9CEE		JNZ	Again
OF3C	90E5		JMP	New
	0000		.END	

Miscellaneous

'Message' gives a moving display of segment arrangements according to the contents of memory locations from 'Text' downwards until an 'end-of-text' character with the top bit set (e.g. 080). Each of the bits 0-6 of the word in memory corresponds, respectively, to the seven display segments a-g; if the bit is set, the display segment will be lit. Most of the letters of the alphabet can be formed from combinations of the seven segments: e.g. 076 corresponds to 'H', 038 to 'L', etc. The speed with which the message moves along the display depends on the counter at 0F2D. If the first and last 7 characters are the same, as in the sample message given, the text will appear continuous rather than jumping from the end back to the start.

The 'Reaction Timer' gives a readout, in milliseconds, of the time taken to respond to an unpredictable event. To reset the timer the 'O' key should be pressed. After a random time a display will flash on. The program then counts in milliseconds until the 'MEM' key is pressed, when the time will be shown on the display.

The execution time of the main loop of the program should be exactly one millisecond, and for different clock rates the delay constants will have to be altered:

Rate	Location:	0F2A	0F37	0F39
1 MHz		07D	0A8	00
2 MHz		0FA	0A1	01
4 MHz		0FF	093	03

The 'Self-Replicating Program' makes a copy of itself at the next free memory location. Then, after a delay, the copy springs to life, and itself makes a copy. Finally the whole of memory will be filled by copies of the program, and from the time taken to return to the monitor one can estimate the number of generations that lived.

Message

```

; Displays a moving message on the
; 7-segment displays
; (Relocatable)
;
0000      = 0F1F
0F1F      Speed:  = . + 1
;
0F20  C40D  Tape:  LDI      H(Disp)
0F22  35    XPAH    1
0F23  C400  LDI      L(Disp)
0F25  31    XPAL    1
0F26  C40F  LDI      H(Text)
0F28  36    XPAH    2
0F29  C4CA  LDI      L(Text)-8
0F2B  32    XPAL    2
0F2C  C4C0  Move:   LDI      X'CO ;Determines sweep speed
```

```

OF2E C8F0          ST      Speed
OF30 C407          LDI     7
OF32 01           Loop:   XAE
OF33 C280          LD      -128(2)
OF35 C980          ST      -128(1)
OF37 C4FF          LDI     X'FF
OF39 02           CCL
OF3A 70           ADE                    ;i.e. decrement ext.
OF3B 94F5          JP      Loop
OF3D B8E1          DLD     Speed
OF3F 9CEF          JNZ     Again
OF41 C6FF          LD      @-1(2) ;Move letters
OF43 94E7          JP      Move ;X'80 = end of text
OF45 90DF          JMP     Go

```

```

OD00 Disp = OD00

```

```

; A sample message
; Message is stored backwards in memory
; first character is 'end of text', X'80.
; For a continuous message, first and
; Last seven characters must be the
; same (as in this case).

```

```

OF47          = OFA0
OFA0          .BYTE 080,079,079,06D,040,037
OFA6          .BYTE 077,039,040,03E,08F,06E
OFAC          .BYTE 040,06D,077,040,06E,03E
OFB2          .BYTE 07F,040,079,037,030,071
OFB8          .BYTE 040,06E,038,038,03F,01F
OFBE          .BYTE 040,077,040,06D,030,040
OFC4          .BYTE 039,040,071,03F,040,06D
OFCA          .BYTE 040,079,079,06D,040,037
OFD0          .BYTE 077,039
OFD2 Text = . ;start of message

```

.END

Self-Replicating Program

```

; Makes a copy of itself and then
; executes the copy.
; Only possible in a processor which permits
; one to write relocatable code, like SC/MP

```

```

FFFC LDX = Loop-Head-1 ;offset for load
000D STX = Last-Store-1 ;offset for store
;
0000          = OF12
OF12 C4FC Head: LDI LDX
OF14 01       XAE
OF15 C080 Loop: LD -128(0) ;PC-relative-ext = offset


```


OF3D	68		DAE		
OF3E	CA0C		ST	Adl(2)	
OF40	C20E		LD	Adh(2)	
OF42	68		DAE		
OF43	CA0E		ST	Adh(2)	
OF45	40		LDE		
OF46	02		CCL		
OF47	F903		CAD	+ 3(1)	;Test for key
OF49	98EB		JZ	Time	
OF4B	3F	Stop:	XPPC	3	;Go display time
OF4C	90FD		JMP	Stop	;Illegal return
OF4E	90CF		JMP	Begin	;Number key
OF50			.	= OFF9	;Pointers restored
					;From ram
OFF9	0D00		.DBYTE	Disp	;P1-> Display
OFFB	0F00		.DBYTE	Ram	;P2-> Ram
	0000		.END		



Science of Cambridge Limited

6 King's Parade
Cambridge CB2 1SN
Telephone Cambridge (0223) 311488




WIRING OF IC 4, 5, 6 & 7 MAY NOT FOLLOW CONVENTIONAL PINNING AS IN DATA BOOKS

+5V TO VCC OF ALL IC'S
0V TO GND OF ALL IC'S

74LS173
data

7445
BCD to decimal decoder



Edge connector details

Top connector—from left

1	Positive supply 8V	
2	"	
3	"	
4	OV	
5	"	
6	"	
7	"	
8	OV on issue 11. NADS on issue 111.	
9	i/o Port	B6
10		B5
11		B7
12		B4
13		B3
14		B2
15		B1
16		B0
17	i/o port	A7
18		Interrupt
19	i/o	A6
20		A0
21		A5
22		A1
23		A4
24		A2
25		A3
26	SCMP	Sense A
27		Serial IN
28		Sense B
29		Serial OUT
30		Flag 0
31		" 2
32		" 1




Fig. 3.3

COMPONENT LIST

Semiconductors

No	Type	Description
IC1	1SP-8A/600(8060)	SC MP-11 Microprocessor
IC2	DM 74S571	512 × 4 ROM (Whitespot)
IC3	DM 74S571	512 × 4 ROM
IC4	MM 2111-1N	256 × 4 RAM
IC5	MM 2111-1N	256 × 4 RAM)
IC6	MM 2111-1N	256 × 4 RAM) optional extra
IC7	MM 2111-1N	256 × 4 RAM)
IC8	INS 8154N	128 × 8 RAM I/O
IC9	DM 74 LS157	Quad 2 to 1 line selector
IC10	DM 74 LS157	Quad 2 to 1 line selector
IC11	DM 80L95	Hex tri-state buffer
IC12	DM 74 LS173	Quad tri-state latch
IC13	DM 7445	BCD to decimal decoder
IC14	DM 7408	Quad two input and
IC15	Dm 7408	Quad two input and
IC16	DM 74LS08	Quad two input and
IC17	DM 74LS00	Quad two input and
IC18	DM 74LS04	Hex inverter
IC19	LM 340T-5.0	5 volt regulator

RESISTORS

R1	4.7 k	
R2	2.4 k	
R3	100 k	
R4	1.2 k	
R5	2.4 k	
R6	1.2 k	
R7-10	1.2 k	may be any value between 1k and 15k
R11	4.7 k	
R12-15	1.2 k	may be any value between 1k and 15k

CAPACITORS

C1	27p for 33p	ceramic
C2	1000uF 40V	not supplied—only needed with
C3	0.01uF	unsmoothed supply marked 10 nf
C4	0.01uF	
C6	22 uF 16V	

MISCELLANEOUS

1.	Printed circuit board	double sided fibreglass through hole plated and annotated
2.	Reset switch	
3.	Crystal 4.433619 MH2	
4.	Display NSA1198/1188	eight or nine digit magnified 7 segment LED
5.	Keyboard separator	self adhesive clear PVC
6.	Keyboard contact sheet	conductive silicon rubber
7.	Keyboard legend sheet	reverse printed PVC
8.	Keyboard panel	dark grey stoved steel plate
9.	'W' buttons × 4	
10.	Display connector strip	

RECOMMENDED EXTRAS

IC Sockets: 5 × 14 pin, 7 × 16 pin, 4 × 18 pin, 2 × 40 pin
stick on feet × 6 Radiospares 12.5mm