



Notes:
Only 1K of IC3 is used otherwise it would clash with the Teletext VDU
References as per original Acorn schematics, Cassette Interface +100
R5 corrects the mark/space ratio of the CPU clock, it is not present on Issue 1 or 2
PCBs but can be added between pins 1 and 37 of the CPU if required

Itemref	Quantity	Title/Name, designation, material, dimension etc	Article No./Reference
Designed by:	CDO	Filename: System 1.dch	Date: 4th October 2021
System 1 Trainer			Scale 1:1
Based on original Acorn System 1			
6502 CPU & Cassette Interface Boards			Sheet 1/1