

## Capacitive Keyboard Encoder

READ ONLY MEMORY


### FEATURES

- 128 Key Keyboard Encoder: 112 Fully Decoded Keys, 16 Discrete Function Keys
- 112 Keys With 4 Modes, 10 Bit Output
- Key Validation Logic Protects Against Bounce
- N-Key Roll Over or 2-Key Roll Over
- Internal ROM Allows Any Keys to Control SHIFT CTRL, SHIFT LOCK and ALPHA LOCK
- ALPHA LOCK and SHIFT LOCK Indicator Lines
- Any Key Down (AKD) Strobe
- Single +5 Volt Power Supply
- Programmable Coding of Standard and Special Function Keys
- Zener Diode Protection on All I/O Pins
- Low Power Consumption, Less Than 2 MW per Key
- Usable with Capacitive, Magnetic, Inductive, Hall Effect, or Mechanical Keyboard Switches
- Inputs and Outputs TTL and CMOS Compatible
- Internal Oscillator

### DESCRIPTION


The General Instrument AY-3-4592 is a unique dual pulse scanning encoder and keyboard controller for 112 keys in four modes and 16 programmable discrete function keys. ROM programming permits any keys to control the shift control and lock functions. The AY-3-4592 can be used with capacitive, inductive (magnetic) or switch closure type switches since it works on pulse detection.

### PIN CONFIGURATION 40 LEAD DUAL IN LINE



The AY-3-4592 is fabricated with General Instrument N-Channel MOS technology on a single chip containing a 4592 bit ROM, a 128 bit shift register and an internal oscillator.

### BLOCK DIAGRAM



**PIN FUNCTIONS**

Pin No.	Name	Symbol	Function																																		
1	Ground	GND	Ground Pin																																		
2-10	Data Out	D1-D9	Data Outputs, D1 through D9																																		
11	Data Out	D10	Data Output D10. See AY-3-4592 options for complete description																																		
12	Key Inhibit	KBINH	Logic "1" on KBINH will inhibit the processing of Key closures and prevent new output codes. See AY-3-4592 options for other custom options.																																		
13	Lockout/rollover	LO/RO	High for 2 Key Rollover operation, low for N Key Rollover operation. This input is a high impedance Schmitt trigger with thresholds of approximately 1/4 (low) and 3/4 (high) of V <sub>cc</sub> . This allows easy interfacing with very slow RC circuits for such functions as "repeat delay". LO/RO is internally "anded" with AKD/STB; if either is low, N Key rollover is automatically selected.																																		
14-16	Y-Address	YA, YB, YC	Y Address lines select one of eight Y inputs through external multiplexer. Scan sequence is Y7 to Y0																																		
17-27, 30-32	X Outputs	X0-X13, X5-X7	X output drivers for Matrix scanning. Scan sequence is X15 to X0. Each driver generates 8 pairs of pulses each scanning cycle.																																		
28, 29	X15, 14	X15, X14	X15 is programmed as a "discrete output" key in the standard part. Optionally it may be programmed as an error flag or as a Matrix drive line. See AY-3-4592 options. Unlike X0-X13, neither X14 nor X15 have associated ROM output codes. These lines are used to enable separate discrete keys to be debounced using an addressable latch as illustrated in figure 2.																																		
33	Alpha Lock Indicator	ALI	ALI will indicate if op code XX101 is selected. (See operation codes). In the standard device there is no other function. If alpha lock is selected as an option, op code XX101 will result in bit 6 being replaced by bit 9 when a key is depressed.																																		
34	Shift Lock Indicator	SLI	SLI will indicate if op code XX011 is selected (see operation codes). In the standard device this op code will also select the shift lock function.																																		
35	Key Pressed	KPD	KPD is used to shift the threshold of the external sense amplifier in order to provide hysteresis to improve noise immunity. In addition KPD may be inverted to provide the data input to the 8 bit latches for decoding X14 and X15. When a key closure is detected KPD is generated causing the 8 bit latch output to go high. See figure 2.																																		
36	CLOCK	CLK	Resistor/capacitor tie point for the internal oscillator. Nominal frequencies and scan times are shown below:																																		
			<table border="1"> <thead> <tr> <th rowspan="2">R</th> <th colspan="2">C = 150pf</th> <th colspan="2">C = 220pf</th> <th colspan="2">C = 500pf</th> </tr> <tr> <th>Freq</th> <th>Scan time</th> <th>Freq</th> <th>Scan time</th> <th>Freq</th> <th>Scan time</th> </tr> </thead> <tbody> <tr> <td>5K</td> <td>1.3 MHz</td> <td>1.5 msec</td> <td>1.2 MHz</td> <td>1.7 msec</td> <td>.71 MHz</td> <td>2.8 msec</td> </tr> <tr> <td>10K</td> <td>.8 MHz</td> <td>2.3 msec</td> <td>.8 MHz</td> <td>2.7 msec</td> <td>.45 MHz</td> <td>4.3 msec</td> </tr> <tr> <td>25K</td> <td>.4 MHz</td> <td>4.8 msec</td> <td>.3 MHz</td> <td>6.0 msec</td> <td>.20 MHz</td> <td>10.0 msec</td> </tr> </tbody> </table>	R	C = 150pf		C = 220pf		C = 500pf		Freq	Scan time	Freq	Scan time	Freq	Scan time	5K	1.3 MHz	1.5 msec	1.2 MHz	1.7 msec	.71 MHz	2.8 msec	10K	.8 MHz	2.3 msec	.8 MHz	2.7 msec	.45 MHz	4.3 msec	25K	.4 MHz	4.8 msec	.3 MHz	6.0 msec	.20 MHz	10.0 msec
R	C = 150pf		C = 220pf		C = 500pf																																
	Freq	Scan time	Freq	Scan time	Freq	Scan time																															
5K	1.3 MHz	1.5 msec	1.2 MHz	1.7 msec	.71 MHz	2.8 msec																															
10K	.8 MHz	2.3 msec	.8 MHz	2.7 msec	.45 MHz	4.3 msec																															
25K	.4 MHz	4.8 msec	.3 MHz	6.0 msec	.20 MHz	10.0 msec																															
37	Reset	POR	Reset clears all internal registers and flip flops. Suggested circuit for power on reset is illustrated in Figure 1.																																		
38	Matrix Input	MATIN	Input from external multiplexer. Senses signal from X-Y scan of depressed key.																																		
39	Any Key Down Strobe	AKD	AKD is low when no key is depressed. When a key is depressed AKD goes high. If, while one key is held, a second key is depressed, AKD will go low for 2 clock cycles.																																		
40	Power	V <sub>cc</sub>	Power supply +5V input.																																		

READ ONLY MEMORY

**OPERATION**

Keys are connected in a 16 x 8 matrix. Scanning of the matrix is performed by the encoder in conjunction with an external multiplexer. The encoder provides a 3 bit binary address (YA, YB, YC) used to scan each of eight possible sense lines (Y-lines). The drive lines (X-lines) are each pulsed low by the encoder. If a key is closed, the pulse is coupled from the drive to the sense lines, amplified, and sent to the encoder. When used to encode reactive switches, a detection circuit is necessary between the output of the multiplexer and the  $\overline{\text{MATIN}}$  input to the encoder. In this manner, each matrix cross-point is interrogated in turn. Each matrix cross-point is given a unique binary code that is determined by the internal scan counters. This code is used to address a ROM which generates the output codes (such as ASCII or other customer defined codes). The output of the ROM is entered into an output holding register when the key is determined to be a valid key closure. Only the cross-points on X0 through X13 can have output codes: X14 and X15 can be used for scanning discrete keys.

An internal oscillator controls the matrix scanning rate. The minimum scanning time is 1.7 ms, at a 1.2 MHz clock. This allows a burst typing speed equivalent to over 250 words/min. When a key is depressed, a matrix address from an X driver and Y input line representing that key is loaded into a 7 bit latch. On the second keyboard scan, the matrix address and the stored address are compared. If the two addresses match, the ROM 10 bit word at that address is loaded into the data holding register. This data remains valid until the next key is depressed. The internal error flag is set, if this option was utilized, whenever there is a mismatch between 7 bit addresses.

Two negative pulses must be detected during the  $\overline{\text{MATIN}}$  timing window for the depression to be recognized.

**Keyboard Selection**

The AY-3-4592 keyboard encoder can be used with a wide variety of available keyboards. An external multiplexing circuit and one external sense amplifier can be tailored to the user's specific requirements. As shown in Figure 1, the sense amplifier detects changes in voltage caused by variations in the switch impedance as a key is depressed and released. Given the key switch impedances for depressed and released states, the values of Rx and Rh can be chosen to guarantee switch closure detection and noise margins. Rx is chosen to match the capacitor or reactor time constants. For example, given a variable capacitance keyboard switch with C1 = 100pf, and C2 = 10pf for depressed and released positions respectively, with a 1.5 MHz oscillator and Rx = 10 Kohm, a depressed key would make a 4.7 volt pulse while a raised key would produce a 2.6 volt pulse. The potentiometer would then be set for best noise immunity with minimum pulse

width, 90ns for all keys. The hysteresis resistor, Rh, is chosen at roughly ten times the value of Rx to provide increased noise immunity for detected key depressions.

**Operation Codes**

Depending on the internal programming of the AY-3-4592, keys may have one of three different functions. Keys on matrix line X0 through X13 have, in addition to the output code bits, a function flag bit (FFB). If the FFB is programmed as a zero, the key produces a data output when depressed.

When FFB is a one, the key is a "function" key for which bits 1-5 determine the function. These bits are referred to as the op code and are used to provide special functions such as shift, shift lock, alpha lock, etc. Bits 6-10 are not used.

Op codes may be programmed to provide data outputs as well as change the mode of operation. Data when outputted is not latched as are normal coded outputs.

Bits 1-3 indicate what operation the key will perform; per table 1.

Bit 4 programmed as one indicates a down-coded key, for which the 10 data bits programmed in the shift mode level of ROM are outputted when the key is depressed.

Bit 5 programmed as one indicates an up-coded key for which the 10 data bits programmed in the control mode level of ROM are outputted when the key is released.

Neither bit 4 nor 5 will have any effect on the operational control of bits 10-3.

**Table 1**

Op-Code					Function
5	4	3	2	1	
X	X	0	0	0	Function key (with up/down codes)*
X	X	0	0	1	Right Shift Key
X	X	0	1	0	Left Shift Key
X	X	0	1	1	Shift Lock Key or Discrete Key (output SLI)
X	X	1	0	0	Control Key
X	X	1	0	1	Alpha Lock Key or Discrete Key (output ALI)
X	0	1	1	0	Error Reset Key or discrete key (output X15)
X	X	1	1	1	Discrete Key (output D10)

\*If the op-code is 00000 the key has no internal function but  $\overline{\text{KPD}}$  will go low when it is processed.

## OPTIONS

Pin or Function	Option
X15	<p>X15 may be programmed as</p> <ol style="list-style-type: none"> <li>1) an X-output to provide a second set of 8 discrete lines</li> <li>2) a discrete output which indicates when a function key with op code XX110 is depressed</li> <li>3) an Error Flag Indicator (EFI). See Error Flag</li> </ol> <p>In the AY-3-4592 STD X15 is a discrete output</p>
Error Flag	<p>When this option is selected, the AY-3-4592 has the capability of detecting multiple key depressions during the same scan cycle. When selected, the error flag may be programmed to generate KBINH and or appear at the X15 output. The error flag may be reset by three methods. If the automatic reset is selected/the flag will be reset when the error causing Key is released.</p> <p>Op-code XX110 may be programmed on a function key to reset the error flag.</p> <p>If pin 12 is programmed for KBINH error flag will be reset by pulsing pin 12 high. The reset will occur on the negative edge of the KBINH signal; the pulse must be at least 16 clock cycles.</p> <p>Error flag causes KBINH and is automatically reset.</p>
Alpha Lock	<p>When programmed for Alpha lock, the function key with op-code XX101 will cause the bit 6 output to be replaced by bit 9. Bit 9 is not altered. Alpha lock is normally used to force printing of upper case characters irrespective of the shift function. Op Code XX101 will also cause an output on ALI (pin 33).</p> <p>When Alpha lock is not programmed, op code XX101 will result in an output on ALI (pin 33).</p> <p>Op code XX101 may be programmed for momentary action, or latched push-on, push-off alternating action. ALI may be programmed for normally low or high output.</p> <p>Op code XX101 is momentary action. ALI is normally low.</p>
Shift Lock	<p>The AY-3-4592 STD is not programmed for Alpha lock, although there will be an output on ALI.</p> <p>When programmed for shift lock, the function key with op-code XX011 will cause normal electronic shift action. Op code XX011 will also cause an output on SLI (pin 34).</p> <p>If shift lock is not programmed, op code XX011 will simply cause an output on SLI. SLI may be programmed for normally low or high output.</p>
KBINH	<p>The AY-3-4592 STD is programmed for shift lock operation with SLI normally low.</p> <p>KBINH, Keyboard Inhibit, may be programmed to be caused by Pin 12 high, by the error flag, or both. In addition, function keys with up or down codes may be programmed, as a group, to be inhibited by KBINH. This is the KCI Out option.</p> <p>When pin 12 is programmed to cause KBINH, a high input on pin 12 will inhibit processing of common keys.</p> <p>If a key is depressed while the KBINH signal is present, output and output strobe will be generated when KBINH is released.</p> <p>The AY-3-4592 STD has KBINH actuated by pin 12 high, and by the error flag. The KCI In option is used, that is, the function key operation is independent of KBINH.</p>
D10	<p>D10, pin 11, may be programmed as the output for the memory bit 10 or as a discrete output. As a discrete output, pin 10 is switched from its normal state (programmable as high or low) by the function key with op-code XX111.</p> <p>The AY-3-4592 STD is programmed for D10 as a discrete key, normally low.</p>
Key Type	<p>Keys may be either normally open or normally closed. The AY-3-4592 STD is designed for normally open keys.</p>

## ELECTRICAL CHARACTERISTICS

## Maximum Ratings\*

V <sub>CC</sub> .....	-0.3 Volts to +7.0 Volts
Maximum voltage with respect to V <sub>CC</sub> .....	+0.3 Volts
Storage Temperature .....	65°C to +150°C
Operating Temperature .....	0 to 70°C

## Standard Conditions (unless otherwise noted)



V <sub>CC</sub> = 5.0V ±5%
T <sub>A</sub> = 0° to 70°C

\*Exceeding these ratings could cause permanent damage to the device. This is a stress rating only and functional operation of this device at these conditions is not implied—operating ranges are specified in Standard Conditions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Data labeled "typical" is presented for design guidance only and is not guaranteed.


Characteristic	Symbol	Min.	Typ.**	Max.	Unit	Condition
Data Output "1" Voltage	V <sub>OH</sub>	3.5	-	-	V	I <sub>OH</sub> = 50μA, 25pf
Data Output "0" Voltage	V <sub>OL</sub>	-	-	0.5	V	I <sub>OL</sub> = 1.6mA
All Inputs "1" Voltage	V <sub>IH</sub>	2.2	-	-	V	except $\overline{\text{POR}}$ , 2KRO
All Inputs "0" Voltage	V <sub>IL</sub>	-	-	0.8	V	except $\overline{\text{POR}}$ , 2KRO
All Inputs Leakage	I <sub>IH</sub>	-	-	10	μA	V <sub>in</sub> = 5V
X Output "1" Voltage	X <sub>OH</sub>	3.5	-	-	V	I <sub>OH</sub> = 50μA, 100pf
X Output "0" Voltage	X <sub>OL</sub>	-	-	0.5	V	I <sub>OL</sub> = 1.6mA
AKd Output Voltage	V <sub>A</sub>	-	-	0.6	V	I <sub>OL</sub> = 3.2mA
MATIN Input Voltage	V <sub>X</sub>	-	-	0.4	V	
$\overline{\text{POR}}$ , 2KRO high threshold	V <sub>SH</sub>	-	1.3	-	V	Schmitt trigger
$\overline{\text{POR}}$ , 2KRO low threshold	V <sub>SL</sub>	-	3.7	-	V	Schmitt trigger
Power Supply Current	I <sub>CC</sub>	-	35	60	mA	V <sub>CC</sub> = 5.3V
Clock Frequency	φ	200	-	1200	kHz	
Matrix Delay	t <sub>1</sub>	-	-	250	ns	
Input pulse width	t <sub>2</sub>	90	-	-	ns	
X Output pulse width	t <sub>x</sub>	1.7	-	-	μs	
X Output fall time	t <sub>xF</sub>	-	-	150	ns	V <sub>OH</sub> = 4.3V, V <sub>OL</sub> = 0.4V
X Output rise time	t <sub>xR1</sub>	-	-	150	ns	V <sub>OH</sub> = 2.4V, V <sub>OL</sub> = 0.4V
X Output rise time	t <sub>xR2</sub>	-	-	500	ns	V <sub>OH</sub> = 3.5V, V <sub>OL</sub> = 0.4V
X Output rise time	t <sub>xR3</sub>	-	-	1500	ns	V <sub>OH</sub> = 4.3V, V <sub>OL</sub> = 0.4V
KPD-X Output set time	T <sub>KX</sub>	500	-	-	ns	
X Output-KPD hold time	t <sub>XK</sub>	100	-	-	ns	
Data out to AKD time	t <sub>OA</sub>	1.7	-	-	μs	

\*\*Typical values are at +25°C and nominal voltages.

**TIMING DIAGRAMS**



**Discrete Function Key**



READ ONLY MEMORY

READ ONLY MEMORY

CODE CHART / AY-3-4592-STD

XY	F	B	HEX	NORMAL	SHIFT	CONTROL	SHIFT/CONTROL
				BINARY	BINARY	BINARY	BINARY
000	1	0	000	00000001			
001	1	0	001	00000010	Right Shift		
002	1	0	002	00000011	Left Shift		
003	1	0	003	00000100	Shift Lock		
004	1	0	004	00000101	Control		
005	1	0	005	00000110	ALI		
006	1	0	006	00000111	XIS		
007	1	0	007	00000100	D10		
008	1	0	008	00100110		ESC	
009	1	0	009	00100111		ESC	
010	1	0	010	00100100		ESC	
011	1	0	011	00100101	ESC		
012	1	0	012	00100110	Z		
013	1	0	013	00100111	W		
014	1	0	014	00100100	V		
015	1	0	015	00100101	U		
016	1	0	016	00100110	S		
017	1	0	017	00100111	R		
018	1	0	018	00100100	Q		
019	1	0	019	00100101	P		
020	1	0	020	00100110	O		
021	1	0	021	00100111	N		
022	1	0	022	00100100	M		
023	1	0	023	00100101	L		
024	1	0	024	00100110	K		
025	1	0	025	00100111	J		
026	1	0	026	00100100	I		
027	1	0	027	00100101	H		
028	1	0	028	00100110	G		
029	1	0	029	00100111	F		
030	1	0	030	00100100	E		
031	1	0	031	00100101	D		
032	1	0	032	00100110	C		
033	1	0	033	00100111	B		
034	1	0	034	00100100	A		
035	1	0	035	00100101	Z		
036	1	0	036	00100110	Y		
037	1	0	037	00100111	X		
038	1	0	038	00100100	SOH		
039	1	0	039	00100101	STX		
040	1	0	040	00100110	%		
041	1	0	041	00100111	\$		
042	1	0	042	00100100	#		
043	1	0	043	00100101	R		
044	1	0	044	00100110	E		
045	1	0	045	00100111	D		
046	1	0	046	00100100	X		
047	1	0	047	00100101	X		
048	1	0	048	00100110	D		
049	1	0	049	00100111	X		
050	1	0	050	00100100	X		
051	1	0	051	00100101	X		
052	1	0	052	00100110	X		
053	1	0	053	00100111	X		
054	1	0	054	00100100	X		
055	1	0	055	00100101	X		
056	1	0	056	00100110	X		
057	1	0	057	00100111	X		
058	1	0	058	00100100	X		
059	1	0	059	00100101	X		
060	1	0	060	00100110	X		
061	1	0	061	00100111	X		
062	1	0	062	00100100	X		
063	1	0	063	00100101	X		
064	1	0	064	00100110	X		
065	1	0	065	00100111	X		
066	1	0	066	00100100	X		
067	1	0	067	00100101	X		
068	1	0	068	00100110	X		
069	1	0	069	00100111	X		
070	1	0	070	00100100	X		
071	1	0	071	00100101	X		
072	1	0	072	00100110	X		
073	1	0	073	00100111	X		
074	1	0	074	00100100	X		
075	1	0	075	00100101	X		
076	1	0	076	00100110	X		
077	1	0	077	00100111	X		
078	1	0	078	00100100	X		
079	1	0	079	00100101	X		
080	1	0	080	00100110	X		
081	1	0	081	00100111	X		
082	1	0	082	00100100	X		
083	1	0	083	00100101	X		
084	1	0	084	00100110	X		
085	1	0	085	00100111	X		
086	1	0	086	00100100	X		
087	1	0	087	00100101	X		
088	1	0	088	00100110	X		
089	1	0	089	00100111	X		
090	1	0	090	00100100	X		
091	1	0	091	00100101	X		
092	1	0	092	00100110	X		
093	1	0	093	00100111	X		
094	1	0	094	00100100	X		
095	1	0	095	00100101	X		
096	1	0	096	00100110	X		
097	1	0	097	00100111	X		
098	1	0	098	00100100	X		
099	1	0	099	00100101	X		
100	1	0	100	00100110	X		

CODE CHART / AY-3-4592-STD

KEY	F	B	----NORMAL----		----SHIFT----		----CONTROL----		---SHIFT/CONTROL---	
			HEX	BINARY	HEX	BINARY	HEX	BINARY	HEX	BINARY
074	0	0	16F	0110001111	P	0110101111	1AF	011101111	1EF	011101111
075	0	0	0C4	0011000100	:	0011000100	0C4	0011000100	0C5	0011000101
076	0	0	193	0110010011	L	0110100011	1A3	0111100011	1E3	0111000011
077	0	0	0D1	0011010001	-	0011010000	0D1	0011000001	0C1	0011000001
080	0	0	0D2	0011010000	-	0011010001	0D2	0011010010	1A0	0110100000
081	0	0	191	0110010001	P	0110100001	1A1	0110100001	1E1	0110100001
082	0	0	18F	0110000111	@	0110101111	1BF	0111011111	1E1	0111000001
083	0	0	144	0110100100	!	0110100100	1A2	0110100100	1E2	0111111111
084	0	0	0D8	0011010009	/	0011010009	0D4	0011010000	0D0	0011010000
085	0	0	0C4	0011000100	/	0011010000	0D4	0011010000	0D4	0011010000
086	0	0	0D0	0011010000	/	0011010000	0D0	0011000100	0D0	0011010000
087	0	0	172	0011010011	BS	0011010011	177	0101101111	177	0101101111
090	0	0	091	0011000010	=	0011000010	0C2	0011000011	0C2	0011010100
091	0	0	1C5	0101100011	*	0101101011	0B5	0101100011	0B5	0011010100
092	0	0	174	0101101010	HT	0101101010	176	0101101010	176	0101101010
093	0	0	1A3	0101101011	\	0101101011	1E3	0111000011	1E3	0111000011
094	0	0	175	0101101010	LF	0101101010	1E4	0111000100	1E4	0111000100
095	0	0	1A4	0101101000	[	0101101000	1F2	0111100010	1F2	0111100010
096	0	0	1F2	0111100010	CR	0111100010	1E2	0111000010	1E2	0111000010
097	0	0	1A2	0101100010	DEL	0010000010	0B0	0010000010	0B0	0010000010
100	0	0	080	0010000000	DEL	0010000000	0B0	0010000000	0B0	0010000000
101	0	0	174	0101101000	VT	0101101000	174	0101101000	174	0101101000
102	0	0	0D2	0011010010	VT	0101101010	1A0	0101100000	1A0	0101100000
103	0	0	173	0101101011	FS	0101101011	1E0	0111000000	1E0	0111000000
104	0	0	1F5	0110110011	FS	0110110011	1F3	0101100011	1F3	0101100011
105	0	0	18F	0110110111	LF	0110110111	1F5	0111101011	1F5	0111101011
106	0	0	1A1	0110100001	@	0110100001	1FF	0111110111	1FF	0111110111
107	0	0	1A0	0110100000	~	0011000000	1E1	0111100001	1E1	0111100001
110	0	0	172	0101100010	CR	0101100010	1A0	0101000000	1A0	0101000000
111	0	0	1F6	0111101010	HT	0111101010	1F6	0111101010	1F6	0111101010
112	0	0	0D2	0011010010	-	0011010010	0D2	0011010010	0D2	0011010010
113	0	0	171	0101100001	SO	0101100001	1F1	0101100001	1F1	0101100001
114	0	0	190	0110010000	o	0110010000	1A0	0110010000	1A0	0110010000
115	0	0	1A4	0110100100	l	0110100100	1A2	0110100100	1A2	0110100100
116	0	0	1F7	0111101011	BS	0111101011	1F7	0111101011	1F7	0111101011
117	0	0	160	0101100000	US	0101100000	1A4	0110100100	1A4	0110100100
120	0	0	170	0101100000	SI	0101100000	160	0101100000	160	0101100000
121	0	0	0C8	0011000100	7	0011000100	170	0101100000	170	0101100000
122	0	0	1F4	0111101000	VT	0111101000	1F4	0111101000	1F4	0111101000
123	0	0	16F	0101010111	DLE	0101010111	16F	0101010111	16F	0101010111
124	0	0	0C8	0011000111	4	0011000111	16F	0101010111	16F	0101010111
125	0	0	0C2	0011010011	4	0011010011	0C8	0011000111	0C8	0011000111
126	0	0	0C2	0011010011	4	0011010011	0C8	0011000111	0C8	0011000111
127	0	0	0CF	0011000110	ø	0011000110	0C2	0011010010	0C2	0011010010
130	0	0	1AE	0011000110	ø	0011000110	0CF	0011000111	0CF	0011000111
131	0	0	0C7	0011000110	9	0011000110	16E	0101010110	16E	0101010110
132	0	0	0C7	0011000110	9	0011000110	0C6	0011000110	0C6	0011000110
133	0	0	0CA	0011000110	8	0011000110	0C7	0011000111	0C7	0011000111
134	0	0	0C9	0011000110	8	0011000110	0CA	0011000110	0CA	0011000110
135	0	0	0C0	0011000110	2	0011000110	0C9	0011000101	0C9	0011000101
136	0	0	0CC	0011000110	3	0011000110	0C0	0011000101	0C0	0011000101
137	0	0	0D1	0011010001	3	0011010001	0CC	0011000100	0CC	0011000100
138	0	0	0D1	0011010001	3	0011010001	0D1	0011010001	0D1	0011010001

NOTE: Bit 9 — Programmed to allow alpha lock implementation using external logic  
 Bit 8 — Programmed low for "mono mode" keys, for which the output is the same in all modes.  
 Bits 1-7 — "Inverted" ASCII data bits

OPTIONS ARE:  
 X15 — Discrete output, normally low  
 KBINH — Set by high on pin 12 or error flag. Function keys not inhibited by KBINH  
 Error Flag — Reset by releasing error-causing key  
 Shift Lock — Operational, SLJ normally low  
 Alpha Lock — Inhibited, ALJ normally low, set by OP code XX101  
 D10 — Discrete output, normally low  
 Key Type — Normally open

READ ONLY MEMORY






Fig. 1 SAMPLE KEYBOARD DESIGN ROM CODED KEYS




Fig. 2 SAMPLE KEYBOARD DESIGN DISCRETE FUNCTION KEYS